XC6VSX475T-2FFG1759E Xilinx Inc, XC6VSX475T-2FFG1759E Datasheet - Page 38

no-image

XC6VSX475T-2FFG1759E

Manufacturer Part Number
XC6VSX475T-2FFG1759E
Description
IC FPGA VIRTEX 1759FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™ 6 SXTr

Specifications of XC6VSX475T-2FFG1759E

Number Of Logic Elements/cells
476160
Number Of Labs/clbs
37200
Total Ram Bits
39223296
Number Of I /o
840
Number Of Gates
-
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1759-BBGA, FCBGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
XC6VSX475T-2FFG1759I
XC6VSX475T-2FFG1759I

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC6VSX475T-2FFG1759E
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XC6VSX475T-2FFG1759E
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC6VSX475T-2FFG1759E
Manufacturer:
XILINX
0
Table 53: CLB Switching Characteristics (Cont’d)
CLB Distributed RAM Switching Characteristics (SLICEM Only)
Table 54: CLB Distributed RAM Switching Characteristics
DS152 (v3.2) April 1, 2011
Product Specification
Notes:
1.
2.
Notes:
1.
2.
Set/Reset
T
T
T
F
Sequential Delays
T
T
Setup and Hold Times Before/After Clock CLK
T
T
T
T
Clock CLK
T
T
AS
SRMIN
RQ
CEO
TOG
SHCKO
SHCKO_1
DS
WS
CECK
MPW
MCP
/T
/T
A Zero “0” Hold Time listing indicates no hold ti
listed, there is no positive hold time.
These items are of interest for Carry Chain applications.
A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case”, but if a “0” is
listed, there is no positive hold time.
T
/T
AH
SHCKO
DH
WH
/T
Symbol
Symbol
CKCE
also represents the CLK to XMUX output. Refer to TRACE report for the CLK to XMUX path.
SR input minimum pulse width
Delay from SR input to AQ – DQ flip-flops
Delay from CE input to AQ – DQ flip-flops
Toggle frequency (for export control)
Clock to A – B outputs
Clock to AMUX – BMUX outputs
A – D inputs to CLK
Address An inputs to clock
WE input to clock
CE input to CLK
Minimum pulse width
Minimum clock period
Description
Description
me or a negative hold time. Negative values can not be guaranteed “best-case”, but if a “0” is
www.xilinx.com
Virtex-6 FPGA Data Sheet: DC and Switching Characteristics
1412.00
–0.01
0.62/
0.19/
0.27/
0.28/
0.92
1.19
0.18
0.52
0.00
0.70
1.40
0.90
0.52
0.41
-3
-3
1286.40
–0.01
0.72/
0.22/
0.32/
0.34/
1.10
1.40
0.20
0.59
0.00
0.82
1.64
0.90
0.58
0.48
Speed Grade
-2
Speed Grade
-2
1098.00
–0.01
0.88/
0.27/
0.40/
0.41/
1.36
1.71
0.22
0.66
0.00
1.00
2.00
0.97
0.68
0.59
-1
-1
1098.00
–0.03
–0.05
0.98/
0.30/
0.47/
0.48/
1.49
1.87
0.23
0.75
1.04
2.08
0.80
0.77
0.61
-1L
-1L
ns, Max
ns, Max
ns, Max
ns, Max
ns, Min
ns, Min
ns, Min
ns, Min
ns, Min
ns, Min
ns, Min
Units
Units
MHz
38

Related parts for XC6VSX475T-2FFG1759E