ICS932S208DFLF IDT, Integrated Device Technology Inc, ICS932S208DFLF Datasheet - Page 16

• Manufacturer Part Number: ICS932S208DFLF
• Description: IC TIMING HUB CTRL PROGR 56-SSOP
• Manufacturer: IDT, Integrated Device Technology Inc
• Type: Timing Control Hubr
• Series: TCH™r

Specifications of ICS932S208DFLF

• Input: Crystal
• Output: Clock
• Frequency - Max: 200MHz
• Voltage - Supply: 3.135 V ~ 3.465 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 56-SSOP
• Frequency-max: 200MHz
• Number Of Elements: 2
• Supply Current: 350mA
• Pll Input Freq (min): 14.31818MHz
• Operating Supply Voltage (typ): 3.3V
• Operating Temp Range: 0C to 70C
• Package Type: SSOP
• Output Frequency Range: 33.33 to 400MHz
• Operating Supply Voltage (min): 3.135V
• Operating Supply Voltage (max): 3.465V
• Operating Temperature Classification: Commercial
• Pin Count: 56
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Compliant, Lead free / RoHS Compliant
• Other names: 932S208DFLF

PD# Assertion
PD# should be sampled low by 2 consecutive CPU# rising edges before stopping clocks. All single ended clocks will be
held low on their next high to low transition.
All differential clocks will be held high on the next high to low transition of the complimentary clock. If the control register
determining to drive mode is set to 'tri-state', the differential pair will be stopped in tri-state mode, undriven.
When the drive mode but corresponding to the CPU or SRC clock of interest is set to '0' the true clock will be driven high at
2 x Iref and the complementary clock will be tristated. If the control register is programmed to '1' both clocks will be tristated.
IDT
Notes:
1. Refer to tristate control of CPU and SRC clocks in section 7.7 for tristate timing and operation.
2. Refer to Control Registers in section 16 for CPU_Stop, SRC_Stop and PwrDwn SMBus tristate control addresses.
PD#, Power Down
PD# is an asynchronous active low input used to shut off all clocks cleanly prior to clock power.
When PD# is asserted low all clocks will be driven low before turning off the VCO. In PD# de-assertion all clocks will start
without glitches.
ICS932S208
Programmable Timing Control Hub
P
TM
W
Programmable Timing Control Hub
R
D
0
1
W
N
#
I
e r
N
F
C
r o
* f
o l
P
m
t a
U
2
l a
r o
CPU#, 133MHz
SRC#, 100MHz
REF, 14.31818
CPU, 133MHz
SRC, 100MHz
3V66, 66MHz
USB, 48MHz
PCI, 33MHz
PWRDWN#
N
C
F
r o
P
o l
U
m
t a
TM
l a
#
for Next Gen P4
TM
r o
for Next Gen P4
N
I
e r
S
r o
F
R
* f
m
o l
C
l a
t a
2
N
S
F
TM
r o
R
o l
Processor
C
m
t a
#
l a
TM
Processor
6
3
6
L
V
M
o
6
w
16
H
6
z
P
3
C
3
L
F I
M
o
P /
w
H
z
I C
U
4
S
8
L
B
M
o
D /
w
H
O
z
T
1
4
3 .
R
L
1
o
E
8
w
F
M
H
z
N
o
e t
0743G—01/26/10