STW81102ATR STMicroelectronics, STW81102ATR Datasheet
STW81102ATR
Specifications of STW81102ATR
Available stocks
Related parts for STW81102ATR
STW81102ATR Summary of contents
Page 1
... Instrumentation and test equipment ■ Other wireless communication systems Description The STMicroelectronics STW81102 is an integrated RF synthesizer with voltage controlled oscillators (VCOs). Showing high performance, high integration, low power, and multi-band performances, the STW81102 is a low-cost one- chip alternative to discrete PLL and VCOs solutions ...
Page 2
Contents Contents 1 Block diagram and pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 1.1 Block diagram . ...
Page 3
STW81102 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 6.2 Timing specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
List of tables List of tables Table 1. Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 5
STW81102 List of figures Figure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
Block diagram and pin configuration 1 Block diagram and pin configuration 1.1 Block diagram Figure 1. Block diagram VDD_OUTBUF VSS_OUTBUF VDD_DIV4 VSS_DIV4 VDD_DIV2 VSS_DIV2 VDD_BUFVCO VSS_BUFVCO EXTVCO_INP EXTVCO_INN VDD_VCOA VSS_VCOA VDD_VCOB VSS_VCOB VDD_ESD VSS_ESD 6/53 BUF BUF EXT VCO BUF ...
Page 7
STW81102 1.2 Pin configuration Figure 2. Pin connection (top view) VDD_VCOA VDD_DIV2 VDD_OUTBUF OUTBUFP OUTBUFN VDD_DIV4 VDD_VCOB Table 1. Pin description Pin No 1 VDD_VCOA 2 VDD_DIV2 3 VDD_OUTBUF 4 OUTBUFP 5 OUTBUFN 6 VDD_DIV4 7 VDD_VCOB 8 VDD_ESD 9 ...
Page 8
Block diagram and pin configuration Table 1. Pin description (continued) Pin No 11 REXT 12 VDD_CP 13 TEST1 14 LOCK_DET 15 TEST2 16 REF_CLK 17 VDD_PLL 18 EXTVCO_INN 19 EXTVCO_INP 20 VDD_BUFVCO 21 DBUS_SEL 22 VDD_DBUS 23 EXT_PD 24 SDA/DATA ...
Page 9
STW81102 2 Electrical specifications 2.1 Absolute maximum ratings Table 2. Absolute maximum ratings Symbol AV Analog supply voltage CC DV Digital supply voltage CC T Storage temperature stg Electrical static discharge (1) - HBM ESD - CDM-JEDEC standard - MM ...
Page 10
Electrical specifications 2.3 Digital logic levels Table 4. Digital logic levels Symbol Parameter V Low level input voltage il V High level input voltage ih V Schmitt trigger hysteresis hyst V Low level output voltage ol V High level output ...
Page 11
STW81102 Table 5. Electrical specifications (continued) Symbol Parameter (4) Spurious VCOs (5) K VCOA sensitivity VCOA (5) K VCOB sensitivity VCOB Maximum temperature ΔΤ variation for continuous LK (5)(6) lock (5) VCO A pushing (5) VCO B pushing V VCO ...
Page 12
Electrical specifications Table 5. Electrical specifications (continued) Symbol Parameter External VCO Frequency range Input level Current consumption PLL miscellaneous I Current consumption PLL (5), (7) t Lock up time lock 1. In order to achieve best phase noise performance 1V ...
Page 13
STW81102 2.5 Phase noise specification Table 6. Phase noise specification Parameter (1) Phase noise performance Inband phase noise floor – closed loop Normalized inband phase noise floor Inband phase noise floor direct output Inband phase noise floor divider by 2 ...
Page 14
Electrical specifications Table 6. Phase noise specification (continued) Parameter VCO A with divider by 2 (1500MHz-1810MHz) – open loop Phase noise @ 1 kHz Phase noise @ 10 kHz Phase noise @ 100 kHz Phase noise @ 1 MHz Phase ...
Page 15
STW81102 3 Typical performance characteristics Phase noise is measured with the Agilent E5052A Signal Source Analyzer. All closed-loop measurements are done with F properly set. The loop filter configuration is depicted in diagram , and the reference clock signal is ...
Page 16
Typical performance characteristics Figure 7. VCO A (div output) closed loop phase noise at 1.65GHz (F =200kHz; F STEP I =2mA) CP 0.5 ° rms Figure 9. VCO A (div output) closed loop phase noise at ...
Page 17
STW81102 Figure 11. PFD frequency spurs (direct output; F =200kHz) PFD -73 dBc @200KHz Figure 13. PFD frequency spurs (div output; F =800kHz) PFD -91 dBc @800KHz Typical performance characteristics Figure 12. PFD frequency spurs (div ...
Page 18
General description 4 General description Figure 1: Block diagram PLL frequency synthesizer. The STW81102 consists of two internal low-noise VCOs with buffer blocks, a divider divider low-noise PFD (phase frequency detector), a precise charge ...
Page 19
STW81102 5 Circuit description 5.1 Reference input stage The reference input stage is shown in F input while the inverter used as the frequency reference buffer is AC coupled. ref Figure 15. Reference frequency input buffer F ref 5.2 Reference ...
Page 20
Circuit description 5.4 A and B counters The 5-bit A-counter and 12-bit B-counter, in conjunction with the selected dual modulus (16/17 or 19/20) prescaler, make it possible to generate output frequencies which are spaced only by the reference frequency divided ...
Page 21
STW81102 5.5 Phase frequency detector (PFD) The PFD takes inputs from the reference and the VCO dividers and produces an output proportional to the phase error. The PFD includes a delay gate that controls the width of the anti-backlash pulse. ...
Page 22
Circuit description Table 7. Current value vs. selection CPSEL2 CPSEL1 Note: The current is output on pin ICP. During VCO auto-calibration, the ICP and VCTRL pins are forced to VDD/2 Figure 18. ...
Page 23
STW81102 5.8 Voltage controlled oscillators 5.8.1 VCO selection The STW81102 integrates two low-noise VCOs to cover a wide band from: ● 3000 MHz to 3620 MHz and 4000 MHz to 4650 MHz (direct output) ● 1500 MHz to 1810 MHz ...
Page 24
Circuit description The SERCAL bit should be set each division ratio change. VCO calibration procedure takes approximately 7 periods of the PFD frequency. The maximum allowed F higher F , follow the steps below: PFD 1. Calibrate ...
Page 25
STW81102 Table 9. VCO B performances versus amplitude setting (freq=4.3GHz) PLL_A[1: 5.9 Output stage The differential output signal of the synthesizer can be selected by software among three different signal paths (Direct, Divider by 2 and ...
Page 26
Circuit description 5.10 External VCO Buffer Although the main benefits of the STW81102 are the two wideband and low-noise VCOs, the capability to use an external VCO is also provided. The external VCO Buffer is able to manage a signal ...
Page 27
STW81102 bus interface 2 The I C bus interface is selected by hardware connection of the pin #21 (DBUS_SEL Data is transmitted from microprocessor to the STW81102 through the 2-wire (SDA and 2 ...
Page 28
I C bus interface Figure 21. START and STOP conditions SCL SDA START 6.1.3 Byte format and acknowledge Every byte put on the SDA line must be 8 bits long, and be followed by an acknowledge bit to indicate ...
Page 29
STW81102 6.1.5 Single-byte write mode Following a START condition, the master sends a device select code with the RW bit set to 0. The STW81102 sends an acknowledge and waits for the 1-byte internal sub-address that provides access to the ...
Page 30
I C bus interface 6.2 Timing specification Figure 23. Data and clock SDA SCL t Table 14. Data and clock timing specifications Symbol cwh t cwl Figure 24. Start and stop SDA SCL 30/53 ...
Page 31
STW81102 Table 15. Start and stop timing specifications Symbol t start t stop Figure 25. Ack SDA SCL Table 16. Ack timing specifications Symbol Parameter Clock to data start time Data to clock down stop time ...
Page 32
I C bus interface 2 6 registers The STW81102 has 6 write-only registers and 1 read-only register. 6.3.1 Write-only registers Table 17 gives a short description of the write-only registers. Table 17. Write-only registers HEX code 0x00 ...
Page 33
STW81102 Table 18. Functional modes (continued) Decimal value 8 9 B_COUNTER MSB b7 b6 B10 B9 B[10:3]. B counter value (bit B11 in the previous register, bits B[2:0] in the next register) A_COUNTER MSB Bits B[2:0] ...
Page 34
I C bus interface The LO output frequency is programmed by setting the proper values for A, B and R according to the following formula: × OUT R where D equals R and P ...
Page 35
STW81102 6.4 VCO calibration procedure Calibration of the VCO center frequency is activated when the SERCAL bit (CALIBRATION register bit[6]) is set program the device properly while ensuring VCO calibration, perform the following steps before every channel ...
Page 36
SPI digital interface 7 SPI digital interface 7.1 General features The SPI digital interface is selected by hardware connection of the pin #21 (DBUS_SEL) to 3.3 V. The STW81102 IC is programmed by means of a high-speed serial-to-parallel interface with ...
Page 37
STW81102 Table 19. SPI data structure (MSB is sent first) MSB Address A1 A0 D23 D22 D21 D20 D19 D18 D17 D16 D15 D14 D13 D12 D11 D10 Table 20. ...
Page 38
SPI digital interface 7.3 Bit tables Table 22. Bits at 00h and ST1 Serial interface address = 00h Bit [23] [22] [21] [20] [19] [18] [17] [16] [15] [14] [13] [12] [11] [10] [9] [8] [7] [6] [5] [4] [3] ...
Page 39
STW81102 Table 23. Bits at 01h and ST2 Serial interface address = 01h Bit [23] OUTBUF_CTRL_EN [22] CAL_AUTOSTART_EN VCO calibration auto restart enable (0 = Off On) [21] [20] [19] [18] [17] [16] [15] [14] [13] [12] [11] ...
Page 40
SPI digital interface The LO output frequency is programmed by setting the proper values for A, B and R according to the following formula: × OUT = where D equals R and P is the ...
Page 41
STW81102 8 Application information The STW81102 features three different alternately selectable bands: direct output (3.0 to 3.62 GHz and 4.0 to 4.65 GHz), divided by 2 (1.5 to 1.81 GHz and 2.0 to 2.325 GHz) and divided by 4 (750 ...
Page 42
Application information Alternatively, you can combine the two outputs in other ways. A first topology for the direct output (3 GHz to 4.65 GHz) is suggested in balun and a matching network to adapt the output Ω ...
Page 43
STW81102 Figure 30. Evaluation board (EVB4G) matching network (MATCH_EVB4G.dsn) Vcc 50 ohm RF OUTP RF OUTN 50 ohm Vcc For differential to single conversion, the 50 to 100 Ω Johanson balun is recommended (3700BL15B100). 8.2 Divided by 2 output If ...
Page 44
Application information A first solution to combine the differential outputs is the lumped LC type balun tuned in the 2 GHz band ( Figure 32 Figure 32. LC lumped balun for divided by 2 output (MATCH_LC_LUMP_2G.dsn) 50 ohm RF OUTP ...
Page 45
STW81102 For differential to single conversion, the 50 to 100 Ω Johanson balun (1600BL15B100) is recommended. 8.3 Divided by 4 output The topology, components, values and considerations output (MATCH_LC_LUMP_1G_DIFF.dsn). As for the previous sections, a solution to ...
Page 46
Application information Figure 35. Evaluation board (EVB1G) matching network (MATCH_EVB1G.dsn) 25 ohm RF OUTP RF OUTN 25 ohm 8.4 Evaluation kit An evaluation kit can be delivered upon request, including the following: ● Evaluation board ● GUI (graphical user interface) ...
Page 47
STW81102 9 Application diagrams Figure 36. Typical application diagram VDD 1 1n 22p 10 VDD 1 RF Out VDD 1 VDD 1 1n 22p 10 loop filter Note: 1 See Chapter 8: Application information 2 EXT_PD, ADD2, ADD1 (and ADD0 ...
Page 48
Application diagrams Figure 37. Ping-pong architecture diagram Note: 1 See Chapter 8: Application information 2 EXT_PD, ADD2, ADD1 (and ADD0 when the I on the board. 3 Loop filter values are for F 4 For best performance VDD 100 kHz ...
Page 49
STW81102 Figure 38. Application diagram with external VCO (LO output from STW81102) Note: See Chapter 8: Application information Figure 39. Application diagram with external VCO (LO output from VCO) Application diagrams for further information on output matching topology. 49/53 ...
Page 50
Package mechanical data 10 Package mechanical data In order to meet environmental requirements, ST offers these devices in ECOPACK® packages, which have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on ...
Page 51
STW81102 Table 25. Package dimensions Ref ddd Min. Typ. 0.800 0.900 0.020 0.650 0.200 0.180 0.250 4.850 5.000 4.750 2.950 3.100 4.850 5.000 4.750 2.950 ...
Page 52
... Ordering information 11 Ordering information Table 26. Order codes Part number STW81102AT STW81102ATR 12 Revision history Table 27. Document revision history Date 06-Mar-2006 16-Jun-2006 20-Jul-2007 14-Aug-2007 23-Jan-2008 52/53 Temp range, ° Revision 1 Initial release. Changed from preliminary data to maturity. 2 Updated Section 2: Electrical specifications information and ...
Page 53
... STW81102 Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...