EPM240GM100C5N Altera, EPM240GM100C5N Datasheet - Page 83

IC MAX II CPLD 240 LE 100-MBGA

EPM240GM100C5N

Manufacturer Part Number
EPM240GM100C5N
Description
IC MAX II CPLD 240 LE 100-MBGA
Manufacturer
Altera
Series
MAX® IIr

Specifications of EPM240GM100C5N

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
4.7ns
Voltage Supply - Internal
1.71 V ~ 1.89 V
Number Of Logic Elements/blocks
240
Number Of Macrocells
192
Number Of I /o
80
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-MBGA
Voltage
1.8V
Memory Type
FLASH
Number Of Logic Elements/cells
240
Family Name
MAX II
# Macrocells
192
Frequency (max)
1.8797GHz
Propagation Delay Time
7.5ns
Number Of Logic Blocks/elements
24
# I/os (max)
80
Operating Supply Voltage (typ)
1.8V
In System Programmable
Yes
Operating Supply Voltage (min)
1.71V
Operating Supply Voltage (max)
1.89V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Package Type
MBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant
Other names
544-1726

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM240GM100C5N
Manufacturer:
CYPESS
Quantity:
1
Part Number:
EPM240GM100C5N
Manufacturer:
ALTERA10
Quantity:
1 287
Part Number:
EPM240GM100C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM240GM100C5N
Manufacturer:
ALTERA
0
Part Number:
EPM240GM100C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Chapter 5: DC and Switching Characteristics
Timing Model and Specifications
Table 5–33. MAX II Maximum Output Clock Rate for I/O
JTAG Timing Specifications
Figure 5–6. MAX II JTAG Timing Waveforms
Table 5–34. MAX II JTAG Timing Parameters (Part 1 of 2)
© August 2009 Altera Corporation
3.3-V LVTTL
3.3-V LVCMOS
2.5-V LVTTL
2.5-V LVCMOS
1.8-V LVTTL
1.8-V LVCMOS
1.5-V LVCMOS
3.3-V PCI
t
t
t
JC P
JC H
JC L
(1)
Symbol
I/O Standard
TCK clock period for V
TCK clock period for V
TCK clock period for V
TCK clock period for V
TCK clock high time
TCK clock low time
Captured
Figure 5–6
Table 5–34
Driven
Signal
Signal
to be
to be
TMS
TDO
TCK
304
304
220
220
200
200
150
304
TDI
shows the timing waveforms for the JTAG signals.
shows the JTAG Timing parameters and values for MAX II devices.
t
JCH
t
Parameter
–3 Speed
JPZX
t
JSZX
Grade
304
304
220
220
200
200
150
304
t
JCP
C CIO1
C CIO1
C CIO1
C CIO1
t
JSSU
t
= 3.3 V
= 2.5 V
= 1.8 V
= 1.5 V
JCL
MAX II / MAX IIG
t
–4 Speed
JSH
Grade
304
304
220
220
200
200
150
304
t
t
JPCO
JSCO
t
JPSU
–5 Speed
Grade
304
304
220
220
200
200
150
304
55.5
62.5
Min
100
143
20
20
t
JSXZ
t
JPH
–6 Speed
Max
Grade
t
JPXZ
304
304
220
220
200
200
150
304
Unit
ns
ns
ns
ns
ns
ns
MAX IIZ
–7 Speed
Grade
304
304
220
220
200
200
150
304
MAX II Device Handbook
–8 Speed
Grade
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
5–25

Related parts for EPM240GM100C5N