EPM570F256I5N Altera, EPM570F256I5N Datasheet - Page 56

• Manufacturer Part Number: EPM570F256I5N
• Description: IC MAX II CPLD 570 LE 256-FBGA
• Manufacturer: Altera
• Series: MAX® IIr

Specifications of EPM570F256I5N

• Programmable Type: In System Programmable
• Delay Time Tpd(1) Max: 5.4ns
• Voltage Supply - Internal: 2.5V, 3.3V
• Number Of Logic Elements/blocks: 570
• Number Of Macrocells: 440
• Number Of I /o: 160
• Operating Temperature: -40°C ~ 100°C
• Mounting Type: Surface Mount
• Package / Case: 256-FBGA
• Voltage: 2.5V, 3.3V
• Memory Type: FLASH
• Number Of Logic Elements/cells: 570
• Family Name: MAX II
• # Macrocells: 440
• Frequency (max): 1.8797GHz
• Propagation Delay Time: 8.7ns
• Number Of Logic Blocks/elements: 57
• # I/os (max): 160
• Operating Supply Voltage (typ): 2.5/3.3V
• In System Programmable: Yes
• Operating Supply Voltage (min): 2.375V
• Operating Supply Voltage (max): 3.6V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 256
• Package Type: FBGA
• No. Of I/o's: 160
• Propagation Delay: 8.7ns
• Global Clock Setup Time: 1.9ns
• Frequency: 201.1MHz
• Supply Voltage Range: 2.375V To 2.625V, 3V To 3.6V
• Operating Temperature Range: -40°C To +100°C
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 544-1399; EPM570F256I5N

4–6
Power-Up Characteristics
MAX II Device Handbook
1
When power is applied to a MAX II device, the POR circuit monitors V
begins SRAM download at an approximate voltage of 1.7 V or 1.55 V for MAX IIG and
MAX IIZ devices. From this voltage reference, SRAM download and entry into user
mode takes 200 to 450 µs maximum, depending on device density. This period of time
is specified as t
Characteristics
Entry into user mode is gated by whether all V
operating voltage. If V
user mode within the t
V
For MAX II and MAX IIG devices, when in user mode, the POR circuitry continues to
monitor the V
there is a V
the SRAM and tri-states the I/O pins. Once V
(or 1.55 V for MAX IIG devices), the SRAM download restarts and the device begins
to operate after t
For MAX IIZ devices, the POR circuitry does not monitor the V
levels after the device enters user mode. If there is a V
during user mode, the functionality of the device will not be guaranteed and you
must power down the V
and V
SRAM download restarts and the device begins to operate after t
passed.
Figure 4–5
during power-up into user mode and from user mode to power-down or brown-out.
All V
entering user mode.
CCINT
CCINT
, the device does not enter user mode until 2 µs after all V
CCIO
and V
up again. Once V
shows the voltages for POR of MAX II, MAX IIG, and MAX IIZ devices
CCINT
CCINT
chapter in the MAX II Device Handbook.
CONFIG
voltage sag at or below 1.4 V during user mode, the POR circuit resets
CCIO
CONFIG
(but not V
pins of all banks must be powered on MAX II devices before
in the power-up timing section of the
time has passed.
CCIN
CONFIG
CCINT
T and V
CCINT
specifications. If V
CCIO
to 0 V for a minimum of 10 µs before powering the V
rises from 0 V back to approximately 1.55 V, the
) voltage level to detect a brown-out condition. If
CCIO
are powered simultaneously, the device enters
Chapter 4: Hot Socketing and Power-On Reset in MAX II Devices
CCINT
CCIO
CCIO
rises back to approximately 1.7 V
banks are powered with sufficient
is powered more than t
CCINT
DC and Switching
voltage sag below 1.4 V
© October 2008 Altera Corporation
CCIO
CCINT
CONFIG
banks are powered.
Power-On Reset Circuitry
and V
time has
CCINT
CONFIG
CCIO
and
voltage
after
CCINT