XC4VFX12-10FFG668C Xilinx Inc, XC4VFX12-10FFG668C Datasheet - Page 37

• Manufacturer Part Number: XC4VFX12-10FFG668C
• Description: IC FPGA VIRTEX-4 FX 12K 668FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-4r

Specifications of XC4VFX12-10FFG668C

• Total Ram Bits: 663552
• Number Of Logic Elements/cells: 12312
• Number Of Labs/clbs: 1368
• Number Of I /o: 320
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 668-BBGA, FCBGA
• No. Of Logic Blocks: 12312
• No. Of Macrocells: 12312
• No. Of Speed Grades: 10
• No. Of I/o's: 320
• Clock Management: DCM
• I/o Supply Voltage: 3.45V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: HW-V4-ML403-UNI-G - EVALUATION PLATFORM VIRTEX-4HW-AFX-FF668-400 - BOARD DEV VIRTEX 4 FF668
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 122-1591; XC4VFX12-10FFG668C

Table 43: Configuration Switching Characteristics (Continued)
DS302 (v3.7) September 9, 2009
Product Specification
Notes:
1.
2.
Boundary-Scan Port Timing Specifications
Dynamic Reconfiguration Port (DRP) for DCM
T
T
T
F
F
CLKIN_FREQ_DLL_HF_MS_MAX
T
T
T
T
T
T
T
do not apply to the BUFGMUX_VIRTEX4 primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only
needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
DO holds until the next DRP operation.
TAPTCK
TCKTAP
TCKTDO
TCK
TCKB
DMCCK_DADDR
DMCCK_DI
DMCCK_DEN
DMCCK_DWE
DMCKO_DO
DMCKO_DRDY
BCCCK_CE
/T
and T
DMCKC_DI
/T
/T
Symbol
DMCKC_DEN
DMCKC_DWE
/T
BCCKC_CE
DMCKC_DADDR
must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters
TMS and TDI Setup time before TCK
TMS and TDI Hold time after TCK
TCK falling edge to TDO output valid
Maximum configuration TCK clock
frequency
Maximum Boundary-Scan TCK clock
frequency
Maximum frequency for DCLK
DADDR Setup/Hold time
DI Setup/Hold time
DEN Setup/Hold time
DWE Setup/Hold time
CLK to out of DO
CLK to out of DRDY
www.xilinx.com
Description
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
(2)
0.54
0.00
0.54
0.00
0.58
0.00
0.58
0.00
0.68
-12
500
1.0
2.0
6.0
66
50
0
Speed Grade
0.63
0.00
0.63
0.00
0.58
0.00
0.58
0.00
0.80
-11
450
1.0
2.0
6.0
66
50
0
0.72
0.00
0.72
0.00
0.58
0.00
0.58
0.00
0.92
-10
400
1.0
2.0
6.0
66
50
0
MHz, Max
MHz, Max
MHz, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Min
ns, Min
Units
37