EP2S60F672C5 Altera, EP2S60F672C5 Datasheet - Page 238
![IC STRATIX II FPGA 60K 672-FBGA](/photos/6/72/67292/544-672-fbga_sml.jpg)
EP2S60F672C5
Manufacturer Part Number
EP2S60F672C5
Description
IC STRATIX II FPGA 60K 672-FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet
1.EP2S15F484I4N.pdf
(238 pages)
Specifications of EP2S60F672C5
Number Of Logic Elements/cells
60440
Number Of Labs/clbs
3022
Total Ram Bits
2544192
Number Of I /o
492
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
Family Name
Stratix II
Number Of Logic Blocks/elements
60440
# I/os (max)
492
Frequency (max)
609.76MHz
Process Technology
90nm (CMOS)
Operating Supply Voltage (typ)
1.2V
Logic Cells
60440
Ram Bits
2544192
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
672
Package Type
FC-FBGA
For Use With
544-1700 - DSP KIT W/STRATIX II EP2S60N544-1697 - NIOS II KIT W/STRATIX II EP2S60N
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1128
EP2S60F672C5ES
EP2S60F672C5ES
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2S60F672C5
Manufacturer:
SMARTLINK
Quantity:
8
Company:
Part Number:
EP2S60F672C5N
Manufacturer:
ALTERA
Quantity:
238
Part Number:
EP2S60F672C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Document Revision History
Figure 6–1. Stratix II Device Packaging Ordering Information
Note to
(1)
Document
Revision History
6–2
Stratix II Device Handbook, Volume 1
April 2011,
v2.2
May 2007,
v2.1
January
2005, v2.0
October
2004, v1.1
February
2004, v1.0
Table 6–1. Document Revision History
EP2S: Stratix II
15
30
60
90
130
180
F: FineLine BGA
H: Hybrid FineLine BGA
Document
Date and
Version
Package Type
Device Type
Family Signature
Applicable to I4 devices. For more information, refer to the
brief.
Figure
6–1:
Updated
Moved the Document Revision History section to the end
of the chapter.
Contact information was removed.
Updated Figure 6–1.
Added document to the Stratix II Device Handbook.
Figure
EP2S
Table 6–1
6–1.
90
Changes Made
F
shows the revision history for this chapter.
Number of pins for a particular FineLine BGA package
1508
Pin Count
C
7
Stratix II Military Temperature Range Support
ES
Added operating junction temperature
for military use.
Indicates specific device options or
shipment method.
ES:
3, 4, or 5, with 3 being the fastest
C:
I:
Speed Grade
Optional Suffix
Commercial temperature (t
Industrial temperature (t
Military temperature (t
Operating Temperature
Engineering sample
Summary of Changes
—
—
—
—
Altera Corporation
J
= -55
J
= -40
J
= 0
°
C to 125
°
°
April 2011
C to 100
technical
C to 85
°
°
C) (1)
°
C)
C)