EP2SGX90EF1152C5ES Altera, EP2SGX90EF1152C5ES Datasheet - Page 195
EP2SGX90EF1152C5ES
Manufacturer Part Number
EP2SGX90EF1152C5ES
Description
IC STRATIX II GX 90K 1152-FBGA
Manufacturer
Altera
Series
Stratix® II GXr
Datasheet
1.EP2SGX30DF780C5.pdf
(316 pages)
Specifications of EP2SGX90EF1152C5ES
Number Of Logic Elements/cells
90960
Number Of Labs/clbs
4548
Total Ram Bits
4520448
Number Of I /o
558
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 70°C
Package / Case
1152-FBGA
For Use With
544-1725 - PCIE KIT W/S II GX EP2SGX90N544-1724 - SI KIT W/SII GX EP2SGX90N544-1702 - VIDEO KIT W/SII GX EP2SGX90N
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1765
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 195 of 316
- Download datasheet (2Mb)
Altera Corporation
June 2009
GIGE Transmit Jitter Generation
Deterministic Jitter
(peak-to-peak)
Total Jitter
(peak-to-peak)
GIGE Receiver Jitter Tolerance
Deterministic Jitter
Tolerance
(peak-to-peak)
Combined
Deterministic and
Random Jitter
Tolerance
(peak-to-peak)
HiGig Transmit Jitter Generation (4),
Deterministic Jitter
(peak-to-peak)
Total Jitter
(peak-to-peak)
Table 4–19. Stratix II GX Transceiver Block AC Specification
Description
Symbol/
Data Rate =
1.25 Gbps
REFCLK
Pattern = CRPAT
V
No Pre-emphasis
Data Rate =
1.25 Gbps
REFCLK
Pattern = CRPAT
V
No Pre-emphasis
Data Rate =
1.25 Gbps
REFCLK
Pattern = CJPAT
No Equalization
Data Rate =
1.25 Gbps
REFCLK
Pattern = CJPAT
No Equalization
Data Rate =
3.75 Gbps
REFCLK
187.5 MHz
Pattern = CJPAT
V
No Pre-emphasis
Data Rate =
3.75 Gbps
REFCLK
187.5 MHz
Pattern = CJPAT
V
No Pre-emphasis
OD
OD
OD
OD
= 1400 mV
= 1400 mV
= 1200 mV
= 1200 mV
Conditions
= 125 MHz
= 125 MHz
= 125 MHz
= 125 MHz
=
=
(12)
(12)
(13)
Commercial Speed
Min
-
-
-
-
-3 Speed
> 0.66
Grade
> 0.4
Typ
-
-
-
-
0.279
Max
0.14
0.17
0.35
Notes
Min
Commercial and
Industrial Speed
-
-
Stratix II GX Device Handbook, Volume 1
(1), (2),
-4 Speed
> 0.66
Grade
Typ
> 0.4
-
-
DC and Switching Characteristics
(3)
0.279
Max
0.14
(Part 8 of 19)
-
-
Commercial Speed
Min
-
-
-5 Speed
Grade
> 0.66
Typ
> 0.4
-
-
0.279
Max
0.14
4–25
Unit
UI
UI
UI
UI
UI
UI
Related parts for EP2SGX90EF1152C5ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: