EP2SGX90EF1152C5ES Altera, EP2SGX90EF1152C5ES Datasheet - Page 252
EP2SGX90EF1152C5ES
Manufacturer Part Number
EP2SGX90EF1152C5ES
Description
IC STRATIX II GX 90K 1152-FBGA
Manufacturer
Altera
Series
Stratix® II GXr
Datasheet
1.EP2SGX30DF780C5.pdf
(316 pages)
Specifications of EP2SGX90EF1152C5ES
Number Of Logic Elements/cells
90960
Number Of Labs/clbs
4548
Total Ram Bits
4520448
Number Of I /o
558
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 70°C
Package / Case
1152-FBGA
For Use With
544-1725 - PCIE KIT W/S II GX EP2SGX90N544-1724 - SI KIT W/SII GX EP2SGX90N544-1702 - VIDEO KIT W/SII GX EP2SGX90N
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1765
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 252 of 316
- Download datasheet (2Mb)
(1)
(1)
(2)
(3)
Clock skew adder
EP2SGX130
Input
delay from
pin to
internal
cells
Input
delay from
pin to
input
register
Delay
from
output
register to
output pin
Output
enable pin
delay
Parameter
Table 4–79. Clock Network Specifications (Part 2 of 2)
Table 4–80. Stratix II GX IOE Programmable Delay on Column Pins
This is in addition to intra-clock network skew, which is modeled in the Quartus II software.
The incremental values for the settings are generally linear. For the exact delay associated with each setting, use the latest
version of the Quartus II software.
This column refers to –3 speed grades for EP2SGX30, EP2SGX60, and EP2SGX90 devices.
This column refers to –3 speed grades for EP2SGX130 devices.
Name
Pad to
I/O
dataout
to core
Pad to
I/O input
register
I/O
output
register
to pad
t
Affected
XZ
(1)
Paths
, t
ZX
Available
Settings
64
8
2
2
Inter-clock network, same side
Inter-clock network, entire chip
IOE Programmable Delay
See
Tables 4–80
Offset
Min
Minimum
0
0
0
0
Timing
Description
Offset
1781
2053
Max
332
320
and
Offset
Min
Grade
0
0
0
0
4–81
-3 Speed
Offset
2881
3275
for IOE programmable delay.
(2)
Max
500
483
Offset
Min
Grade
-3 Speed
0
0
0
0
Min
Offset
3025
3439
(3)
Max
525
507
Note (1)
-4 Speed Grade
Offset
Typ
Min
0
0
0
0
Offset
3217
3657
Max
559
539
Max
±125
±63
Offset
Min
-5 Speed
0
0
0
0
Grade
Unit
3,860
Offset
ps
ps
4388
Max
670
647
Unit
ps
ps
ps
ps
Related parts for EP2SGX90EF1152C5ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: