EP2SGX90EF1152C5ES Altera, EP2SGX90EF1152C5ES Datasheet - Page 226
EP2SGX90EF1152C5ES
Manufacturer Part Number
EP2SGX90EF1152C5ES
Description
IC STRATIX II GX 90K 1152-FBGA
Manufacturer
Altera
Series
Stratix® II GXr
Datasheet
1.EP2SGX30DF780C5.pdf
(316 pages)
Specifications of EP2SGX90EF1152C5ES
Number Of Logic Elements/cells
90960
Number Of Labs/clbs
4548
Total Ram Bits
4520448
Number Of I /o
558
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 70°C
Package / Case
1152-FBGA
For Use With
544-1725 - PCIE KIT W/S II GX EP2SGX90N544-1724 - SI KIT W/SII GX EP2SGX90N544-1702 - VIDEO KIT W/SII GX EP2SGX90N
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1765
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 226 of 316
- Download datasheet (2Mb)
Operating Conditions
4–56
Stratix II GX Device Handbook, Volume 1
Low
sustaining
current
High
sustaining
current
Low
overdrive
current
High
overdrive
current
Bus-hold
trip point
25-Ω R
3.3/2.5
50-Ω R
3.3/2.5
Parameter
Table 4–48. Bus Hold Parameters
Table 4–49. On-Chip Termination Specification for Top and Bottom I/O Banks (Part 1 of 2)
Symbol
S
S
Internal series termination with
calibration (25-Ω setting)
Internal series termination without
calibration (25-Ω setting)
Internal series termination with
calibration (50-Ω setting)
Internal series termination without
calibration (50-Ω setting)
V
(maximum)
V
(minimum)
0 V < V
V
0 V < V
V
Conditions
IN
IN
CCIO
CCIO
> V
< V
IL
IH
IN
IN
Description
<
<
–22.5
Bus Hold Specifications
Table 4–48
On-Chip Termination Specifications
Tables 4–49
resistance tolerance when using series or differential on-chip termination.
22.5
0.45
Min
1.2 V
–120
Max
0.95
120
shows the Stratix II GX device family bus hold specifications.
and
Min
–25
0.5
25
V
V
V
V
4–50
1.5 V
CCIO
CCIO
CCIO
CCIO
–160
Max
160
1.0
Conditions
define the specification for internal termination
= 3.3/2.5 V
= 3.3/2.5 V
= 3.3/2.5 V
= 3.3/2.5 V
0.68
Min
–30
V
30
CCIO
1.8 V
Level
–200
Max
1.07
200
Commercial
Max
Min
–50
±30
±30
0.7
±5
±5
50
2.5 V
Resistance Tolerance
–300
Max
300
1.7
Industrial
Altera Corporation
Max
± 30
Min
–70
±10
±30
0.8
±10
70
3.3 V
Notes
–500
Max
500
2.0
June 2009
(1),
Unit
%
%
%
%
Unit
μA
μA
μA
μA
(2)
V
Related parts for EP2SGX90EF1152C5ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: