XC5202-6PC84C Xilinx Inc, XC5202-6PC84C Datasheet - Page 12
![no-image](/images/no-image-200.jpg)
XC5202-6PC84C
Manufacturer Part Number
XC5202-6PC84C
Description
IC FPGA 64 CLB'S 84-PLCC
Manufacturer
Xilinx Inc
Series
XC5200r
Datasheet
1.XC5206-5PQ208C.pdf
(73 pages)
Specifications of XC5202-6PC84C
Number Of Logic Elements/cells
256
Number Of Labs/clbs
64
Number Of I /o
65
Number Of Gates
3000
Voltage - Supply
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
84-LCC (J-Lead)
Dc
9629
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Total Ram Bits
-
Other names
122-1131
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5202-6PC84C
Manufacturer:
XILINX
Quantity:
1 980
Company:
Part Number:
XC5202-6PC84C
Manufacturer:
XILINX
Quantity:
1 980
Part Number:
XC5202-6PC84C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
XC5200 Series Field Programmable Gate Arrays
Figure 14: VersaBlock Details
CLB inputs have several possible sources: the 24 signals
from the GRM, 16 direct connections from neighboring
VersaBlocks, four signals from global, low-skew buffers,
and the four signals from the CLB output multiplexers.
Unlike the output multiplexers, the input multiplexers are
not fully populated; i.e., only a subset of the available sig-
nals can be connected to a given CLB input. The flexibility
of LUT input swapping and LUT mapping compensates for
this limitation. For example, if a 2-input NAND gate is
required, it can be mapped into any of the four LUTs, and
use any two of the four inputs to the LUT.
Direct Connects
The unidirectional direct-connect segments are connected
to the logic input/output pins through the CLB input and out-
put multiplexer arrays, and thus bypass the general routing
matrix altogether. These lines increase the routing channel
utilization, while simultaneously reducing the delay
incurred in speed-critical connections.
7-94
Direct West
Global Nets
South
Direct North
Direct South
North
West
4
East
4
4
Product Obsolete or Under Obsolescence
Feedback
4
4
4
4
4
4
Multiplexers
To GRM
M0-M23
Input
24
8
CE
CLK
CLR
TS
5
5
5
5
CLB
The direct connects also provide a high-speed path from
the edge CLBs to the VersaRing input/output buffers, and
thus reduce pin-to-pin set-up time, clock-to-out, and combi-
national propagation delay. Direct connects from the input
buffers to the CLB DI pin (direct flip-flop input) are only
available on the left and right edges of the device. CLB
look-up table inputs and combinatorial/registered outputs
have direct connects to input/output buffers on all four
sides.
The direct connects are ideal for developing customized
RPM cells. Using direct connects improves the macro per-
formance, and leaves the other routing channels intact for
improved routing. Direct connects can also route through a
CLB using one of the four cell-feedthrough paths.
General Routing Matrix
The General Routing Matrix, shown in
flexible bidirectional connections to the Local Interconnect
C
C
OUT
IN
LC3
LC2
LC1
LC0
4
V
CC
/GND
3
3
3
3
Multiplexers
November 5, 1998 (Version 5.2)
Output
8
Figure
4
4
4
15, provides
To
Longlines
and GRM
TQ0-TQ3
Direct to
East
X5724
R