MC68030CRC25C Freescale Semiconductor, MC68030CRC25C Datasheet - Page 23

• Manufacturer Part Number: MC68030CRC25C
• Description: IC MPU 32BIT ENHANCED 128-PGA
• Manufacturer: Freescale Semiconductor

Specifications of MC68030CRC25C

• Processor Type: M680x0 32-Bit
• Speed: 25MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 128-PGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -

xxii
Number
10-13
10-16
10-19
10-20
10-22
10-23
10-24
10-25
10-26
10-29
10-38
10-40
10-7
10-8
10-9
10-10
10-11
10-12
10-14
10-15
10-17
10-18
10-21
10-27
10-28
10-30
10-31
10-32
10-33
10-34
10-35
10-36
10-37
10-39
Figure
Test Coprocessor Condition, Decrementand-Branch instruction
Trap on Coprocessor Condition (cpTRAPcc) ............................
Transfer Operation Word Primitive Format .............................
Transfer from Instruction Stream Primitive Format ..................
Write to Previously Evaluated Effective Address Primitive
Take Address and Transfer Data Primitive Format
Transfer To/From Top of Stack Primitive Format .....................
Transfer Single Main Processor Register Primitive Format ....... 10-50
Transfer Main Processor Control Register Primitive Format ...... 10-51
Transfer Multiple Coprocessor Registers Primitive Format ....... 10-53
Transfer Status Register and ScanPC Primitive Format .............
Take Pre-lnstruction Exception Primitive Format .....................
Coprocessor Interface Protocol for General Category
Coprocessor nterface Protocol for Conditional Category
Set on Coprocessor Condition (cpScc) ...................................
Coprocessor State Frame Format in Memory ..........................
Coprocessor Context Save Instruction Format (cpSAVE) ..........
Coprocessor Context Save Instruction Protocol .......................
Coprocesor Context Restore Instruction Format (cpRESTORE).. 10-27
Coprocessor Context Restore Instruction Protocol ...................
Control CIR Format ..............................................................
Condition CIR Format ............................................................
Operand Alignment for Operand CIR Accesses .......................
Coprocessor Response Primitive Format ................................
Busy Primitive Format ..........................................................
Null Primitive Format ...........................................................
Supervisor Check Primitive Format ........................................
Evaluate and Transfer Effective Address Primitive Format ........
Evaluate Effective Address and Transfer Data Primitive Format
Transfer Multiple Main Processor Registers Primitive Format...
Operand Format in Memory for Transfer to - ( A n ) ..................
Branch on Coprocessor Condition
Branch on Coprocessor Condition Instruction (cpBcc.L) ...........
Register Select Mask Format ..................................................
Instructions ......................................................................
Instructions ......................................................................
Format (cpDBcc)
Format .............................................................................
LIST OF ILLUSTRATIONS (Continued)
MC68030 USER'S MANUAL
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Title
I n s t r u c t i o n
(cpBcc.W) ..........
. . . . . . . . . . . . . . . . . . .
MOTOROLA
Number
Page
10-13
10-31
10-35
10-36
10-37
10-40
10-41
10-41
10-42
10-43
10-46
10-48
10-49
10-52
10-52
10-54
10-55
10-56
10-11
10-14
10-14
10-t5
10-17
10-18
10-21
10-25
10-26
10-28
10-30
10-32