EMC6D103S-CZC-TR SMSC, EMC6D103S-CZC-TR Datasheet - Page 87

no-image

EMC6D103S-CZC-TR

Manufacturer Part Number
EMC6D103S-CZC-TR
Description
Industrial Temperature Sensors Auto Fan Contrllr Up to 4 Fans
Manufacturer
SMSC
Datasheet

Specifications of EMC6D103S-CZC-TR

Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Fan Control Device with High Frequency PWM Support and Hardware Monitoring Features
Datasheet
SMSC EMC6D103
9.2
Fsmb
Tsp
Tbuf
Thd:sta
Tsu:sta
Tsu:sto
Thd:dat
Tsu:dat
Tlow
Thigh
Tf
Tr
C
SYMBOL
b
SDA
SCLK
P
SMBus Interface
Note 9.3
Note 9.4
Note 9.5
t
BUF
SMB Operating Frequency
Spike Suppression
Bus free time between Stop and Start
Condition
Hold time after (Repeated) Start Condition.
After this period, the first clock is
generated.
Repeated Start Condition setup time
Stop Condition setup time
Data hold time
Data setup time
Clock low period
Clock high period
Clock/Data Fall Time
Clock/Data Rise Time
Capacitive load for each bus line
S
t
The SMBus timing (e.g., max clock frequency of 400kHz) specified exceeds that specified
in the System Management Bus Specification, Rev 1.1. This corresponds to the maximum
clock frequency for fast mode devices on the I
version 2.0, Dec. 1998.
At 400kHz, spikes of a maximum pulse width of 50ns must be suppressed by the input
filter.
If using 100 kHz clock frequency, the next data bit output to the SDA line will be 1250 ns
(1000 ns (T
HD;STA
t
LOW
PARAMETER
t
HD;DAT
R
max) + 250 ns (T
t
R
Figure 9.2 SMBus Timing
Table 9.2 SMBus Timing
t
HIGH
DATASHEET
87
SU
t
SU;DAT
:
DAT
t
10
1.3
0.6
0.6
0.6
0.3
100
1.3
0.6
20+0.1C
20+0.1C
F
t
SU;STA
min) @ 100 kHz) before the SCLK line is released.
MIN
LIMITS
b
b
S
2
C bus. See “The I
MAX
t
400
300
300
400
0.9
HD;STA
50
UNITS
kHz
ns
μ s
μ s
μ s
μ s
μ s
μ s
μ s
pF
ns
ns
ns
2
C Bus Specification,”
Revision 0.3 (03-01-07)
t
SU;STO
COMMENTS
Note 9.3
Note 9.4
Note 9.5
P

Related parts for EMC6D103S-CZC-TR