TDA8026ET/C2,518 NXP Semiconductors, TDA8026ET/C2,518 Datasheet - Page 17
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
TDA8026ET/C2,518
Manufacturer Part Number
TDA8026ET/C2,518
Description
IC SMART CARD SLOT 64TFBGA
Manufacturer
NXP Semiconductors
Datasheet
1.TDA8026ETC2518.pdf
(59 pages)
Specifications of TDA8026ET/C2,518
Controller Type
Smart Card Interface
Interface
I²C
Voltage - Supply
2.7 V ~ 5.5 V
Current - Supply
210mA
Operating Temperature
-25°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-TFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
TDA8026ET/C2,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Table 7.
[1]
[2]
[3]
[4]
[5]
[6]
Page number/
register
Subaddress
(Hex)
Slot 4
04h/40h
04h/40h
04h/42h
04h/42h
04h/42h
04h/42h
Slot 5
05h/40h
05h/40h
05h/42h
05h/42h
05h/42h
05h/42h
Bank 1: General registers (see
00h/42h
00h/42h
06h/40h
See
Reserved bit position.
REG[1:0] = 00 depending on the setting for Bank1 CSb[7:0].
REG[1:0] = 01 depending on the setting for Bank1 CSb[7:0].
REG[1:0] = 10 depending on the setting for Bank1 CSb[7:0].
REG[1:0] = 11 depending on the setting for Bank1 CSb[7:0].
[1]
Table
Register overview
8,
Table 9
Register
name
Register0
Register0
Register1
Register1
Register1
Register1
Register0
Register0
Register1
Register1
Register1
Register1
Product
version
Interrupt
status
Slew rate
and
Table 11
[3]
[4]
[5]
[6]
[3]
[4]
[5]
[6]
…continued
R/W
R
W
R/W
R/W
R/W
R/W
R
W
R/W
R/W
R/W
R/W
R
R
R/W
Table 34
through
Bit definition
Bit 7
VCC1V8
VCC1V8
ACTIVE
ACTIVE
Table 39
-
-
through
[2]
[2]
CLK_SR[3:2]
-
[2]
for detailed information.
Bit 6
Table
EARLY
EARLY
RSTIN
RSTIN
I/OEN
I/OEN
39)
Bit 5
INTAUX
MUTE
MUTE
IO_SR[3:2]
REG[1:0]
REG[1:0]
-
-
[2]
[2]
Bit 4
PROT
PROT
PV[7:0]
C[15:8]
C[15:8]
D[7:0]
C[7:0]
D[7:0]
C[7:0]
Bit 3
PDWN
PDWN
SUPL
SUPL
CLK_SR[1:0]
CLKPD[1:0]
CLKPD[1:0]
Bit 2
INT[4:0]
CLKSW
5V/3VN
CLKSW
5V/3VN
Bit 1
WARM
WARM
-
-
[2]
CLKDIV[1:0]
[2]
CLKDIV[1:0]
IO_SR[1:0]
Bit 0
START
START
STAP4
STAP5
Reset value
(Binary)
0000 1000
0000 0000
0100 1111
1010 1010
1010 0100
0111 0100
0000 1000
0000 0000
0100 1111
1010 1010
1010 0100
0111 0100
1100 0010
0001 1111
0100 0100