TDA8026ET/C2,518 NXP Semiconductors, TDA8026ET/C2,518 Datasheet - Page 26
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
TDA8026ET/C2,518
Manufacturer Part Number
TDA8026ET/C2,518
Description
IC SMART CARD SLOT 64TFBGA
Manufacturer
NXP Semiconductors
Datasheet
1.TDA8026ETC2518.pdf
(59 pages)
Specifications of TDA8026ET/C2,518
Controller Type
Smart Card Interface
Interface
I²C
Voltage - Supply
2.7 V ~ 5.5 V
Current - Supply
210mA
Operating Temperature
-25°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-TFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
TDA8026ET/C2,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
TDA8026_1
Product data sheet
8.5.4.4 Bank 1 CSb[7:0] Register1 (address 42h) card slots 3 and 5 bit allocation
8.5.4.5 Bank 1 Register1 (REG[1:0] = 00) card slot 3 (address 03h), card slot 4 (address
Table 24.
[1]
[2]
[3]
04h) and card slot 5 (address 05h) read/write mode
Table 25.
Bit
Card slot 3 (address 03h), card slot 4 (address 04h) and card slot 5 (address 05h)
Reg[1:0] = 00
Symbol
Access
Reg[1:0] = 01
Symbol
Access
Reg[1:0] = 10
Symbol
Access
Reg[1:0] = 11
Symbol
Access
Bit
7
6
5 to 4
Reserved bit position.
CLKPD[2] = bit 3 and CLKPD[1] = bit 2.
CLKDIV[2] = bit 2 and CLKDIV[1] = bit 1.
Symbol
-
RSTIN
-
Bank 1 CSb[7:0] Register1 (address 42h) card slots 3 and 5 bit allocation
Bank 1 Register1 (REG[1:0] = 00) card slot 3 (address 03h), card slot 4 (address
04h) and card slot 5 (address 05h) read/write mode
All information provided in this document is subject to legal disclaimers.
R/W
-
7
[1]
Value Description
-
1
0
-
Rev. 1 — 9 March 2010
RSTIN
R/W
reserved
synchronous mode: when set to logic 1, pin RST
asynchronous mode: RSTIN is controlled by the hardware (ATR
management)
set to logic 0: RST
reserved
6
R/W
5
-
[1]
(n)
R/W
4
C[15:8]
is set LOW
D[7:0]
C[7:0]
R/W
R/W
R/W
Multiple smart card slot interface IC
R/W
CLKPD[1:0]
3
R/W
2
[2]
TDA8026
© NXP B.V. 2010. All rights reserved.
(n)
CLKDIV[1:0
R/W
1
is set to HIGH
R/W
26 of 59
0
[3]
]