TDA8026ET/C2,518 NXP Semiconductors, TDA8026ET/C2,518 Datasheet - Page 22
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
TDA8026ET/C2,518
Manufacturer Part Number
TDA8026ET/C2,518
Description
IC SMART CARD SLOT 64TFBGA
Manufacturer
NXP Semiconductors
Datasheet
1.TDA8026ETC2518.pdf
(59 pages)
Specifications of TDA8026ET/C2,518
Controller Type
Smart Card Interface
Interface
I²C
Voltage - Supply
2.7 V ~ 5.5 V
Current - Supply
210mA
Operating Temperature
-25°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-TFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
TDA8026ET/C2,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
TDA8026_1
Product data sheet
8.5.3.6 Bank 1 Register1 (REG[1:0] = 01) card slot 1 (address 01h) and card slot 2
Table 14.
[1]
[2]
[3]
(address 02h) bit allocation
Table 15.
Bit
3 to 2
1 to 0
Bit
Symbol
Access
Only for card slot 2 register.
Only for card slot 1 register.
f
clk(ext)
Symbol
CLKPD[1:0]
CLKDIV[1:0]
is the external clock frequency applied to pins CLKIN1 and CLKIN2.
Bank 1 Register1 (REG[1:0] = 00) card slot 1 (address 01h) and card slot 2
(address 02h) Read/Write mode bit descriptions
Bank 1 Register1 (REG[1:0] = 01) card slot 1 (address 01h) and card slot 2
(address 02h) bit allocation
7
All information provided in this document is subject to legal disclaimers.
Value
-
-
00
-
01
-
10
11
00
01
10
11
Rev. 1 — 9 March 2010
6
Description
asynchronous mode: when PWDN bit is set to logic 1, the
CLKPD[1] and CLKPD[2] bits define the card clock
synchronous mode: when the PWDN bit and the START bit are
set to logic 1, the CLKPD[2] bit remains logic 0 and the clock
frequency is controlled by the CLKPD[1] bit
asynchronous mode: the card clock =
Remark: (f
asynchronous mode: the card clock frequency (f
the CLKDIV[1:0] bits.
asynchronous mode: when the PWDN bit is set to logic 0 the
CLKDIV[1:0] bits define the card clock frequency.
synchronous mode: the CLKDIV[1:0] bits are logic 0
asynchronous mode: the card clock is stopped and set to
logic 0
synchronous mode: the card clock is set to logic 0
asynchronous mode: the card clock is stopped and set to
logic 1
synchronous mode: the card clock is set to logic 1
[3]
card slot 2 card clock frequency = f
card slot 1 card clock frequency = f
card slots 2 card clock frequency = f
card slot 1 card clock frequency = f
card slot 2 card clock frequency = f
card slot 1 card clock frequency = f
card slot 2 card clock frequency = f
card slot 1 card clock frequency = f
5
osc(int)
4
is the internal oscillator frequency)
D[7:0]
R/W
Multiple smart card slot interface IC
3
…continued
clk(ext)
clk(ext)
clk(ext)
clk(ext)
clk(ext)
clk(ext)
2
f
clk(ext)
osc int
clk(ext)
on pin CLK
/ 2 on pin CLK
/ 4 on pin CLK
/ 4 on pin CLK
/ 5 on pin CLK
/ 5 on pin CLK
/ 2 on pin CLK
TDA8026
on pin CLK
© NXP B.V. 2010. All rights reserved.
2
(clk)
1
) is set using
(2)
(1)
(1)
(1)
(2)
(1)
(2)
22 of 59
(2)
0