FDC37B727-NS SMSC, FDC37B727-NS Datasheet - Page 182
FDC37B727-NS
Manufacturer Part Number
FDC37B727-NS
Description
IC CTRLR SUPER I/O ENH 128-QFP
Manufacturer
SMSC
Datasheet
1.FDC37B727-NS.pdf
(238 pages)
Specifications of FDC37B727-NS
Controller Type
I/O Controller
Interface
ISA Host
Voltage - Supply
4.5 V ~ 5.5 V
Current - Supply
30mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
128-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
638-1005
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
FDC37B727-NS
Manufacturer:
Standard
Quantity:
99
Company:
Part Number:
FDC37B727-NS
Manufacturer:
Microchip Technology
Quantity:
10 000
- Current page: 182 of 238
- Download datasheet (817Kb)
Delay 2 Time Set
Register
Default = 0x00
on VTR POR
IRQ Mux Control
Register
Default = 0x00
on Vbat POR
NAME
REG INDEX
0XC0 R/W
0xB8 R/W
The following signals are latched to detect and hold
the soft power event (Type 1) (Note 1)
Bit[0] RXD1: UART 1 Receive Data; high to low
Bit[1] RXD2: UART 2 Receive Data; high to low
Bit[3] RING Status bit “RING_STS”; Latched, cleared
on read.
0= nRING input did not occur.
1= Ring indicator input occurred on the nRING pin
Bit[5:4] Reserved
The following signal is latched to detect and hold the
soft power event (Type 3) (Note 1) but the output of
the latch does not feed into the power down circuitry:
Bit[2] Button: Button pressed, Cleared by a read of
Bits[7:6] Reserved
This register is used to set Delay 2 (for Soft Power
Management) to a value from 500 msec to 32 sec.
The default value is 500msec. Engineering Note:
this delay is started if OFF_EN is enabled and
OFF_DLY was set and a Button Input comes in.
Bits[5:0] The value of these bits correspond to the
delay time as follows:
000000= 500msec min to 510msec max
000001= 1sec min to 1.01sec max
000010= 1.5sec min to 1.51sec max
000011= 2sec min to 2.01sec max
...
111111 = 32sec min to 32.01sec max
Bits[7:6] Reserved
This register is used to configure the IRQs, including
PME, SCI and SMI.
Bit[0] Serial/Parallel IRQs
0=Serial IRQs are used
1=Parallel IRQS are used
Note 1: This bit does not control the SCI or SMI
and, if enabled, caused the wakeup
(activated nPowerOn)
this register
transition on the pin, cleared by a read of
this register
transition on the pin, cleared by a read of
this register
183
DEFINITION
STATE
C
Related parts for FDC37B727-NS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FAST ETHERNET PHYSICAL LAYER DEVICE
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
4-PORT USB2.0 HUB CONTROLLER
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
FDC37C672ENHANCED SUPER I/O CONTROLLER WITH FAST IR
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
COM90C66LJPARCNET Controller/Transceiver with AT Interface and On-Chip RAM
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet: