RC82562EP Intel, RC82562EP Datasheet - Page 94
RC82562EP
Manufacturer Part Number
RC82562EP
Description
IC ETH 10/100 PLC DEV CTRL 64BGA
Manufacturer
Intel
Specifications of RC82562EP
Rohs Status
RoHS non-compliant
Controller Type
Ethernet Controller
Interface
IEEE 802.3
Voltage - Supply
3.135 V ~ 3.465 V
Mounting Type
Surface Mount
Package / Case
64-BGA
Current - Supply
-
Operating Temperature
-
Other names
832361
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 94 of 173
- Download datasheet (2Mb)
Host Software Interface
6.4.2.5.3
86
Intel 8255x 10/100 Mbps Ethernet Controller Family Open Source Software Developer Manual
While the CU pre-fetches the address and byte count of one buffer, the transmit DMA is
transferring the previous buffer to the transmit byte machine. Completion of a buffer transfer by the
transmit DMA triggers the CU to initiate the transmit DMA for the next buffer (if it is already pre-
fetched) and to start the pre-fetch of the next buffer. The buffer pre-fetch cycle is terminated when
the transmit DMA reads the last buffer (indicated by the TBD number) and transfers it to the
transmit FIFO.
Internally, the controller CU performs the following sequence during transmission:
The device may report completion of a transmit command before the actual transmission on the
link has completed. Software can reuse the resources to prepare a new transmit command. When
the frame is eventually transmitted on the link, the CSMA/CD sub-system will return the status of
the transmission to the 82557 micro-machine, but the TxCB Status WILL NOT be updated in host
memory. The CU will update the internal Tx counters according to the Tx status
Framing Operation
The transmit byte machine maintains the following registers for construction of frames: pre-amble
pattern, SFD field, source address, CRC generator, and jam patterns.
After the transmit byte machine reads the transmit command from the transmit FIFO, a frame is
constructed and transferred to the transmit bit machine for bit and nibble transmission. The
transmit byte machine performs the following sequence:
1. Begins execution of the transmit action command.
2. Reads and saves the TBD array address.
3. If the TCB size field is greater than zero, the device performs as follows:
4. If the TCB size field in the command block is zero, it runs a buffer pre-fetch and transfer cycle
5. The CU waits for completion of the transmit command. This includes only the transfer of the
6. If transmission completed with a collision (but did not exceed the maximum collisions),
7. If the transmit DMA encountered an underrun due to a lack of PCI bus bandwidth, it appends a
8. The device CU completes the transmit action command.
1. Pre-amble bytes are transferred according to pre-amble length configuration parameter.
and forces one dummy DMA completion.
whole frame to the transmit FIFO subsystem, not the frame transmission by the CSMA/CD
unit. At this point, the device posts the C bit (to 1) in the TCB. The CPU can reclaim the TCB
and associated data structures.
regardless of errors, the subsystem generates a re-transmit command and sends the data bytes
again from the FIFO. This causes re-transmission of the frame without any additional PCI bus
access.
jam pattern to the end of the partially transmitted frame. Frames that are aborted during
transmission are jammed. Such an interruption of transmission can be caused by several
different events. Jamming will not start before completion of pre-amble transmission (before
the first byte of the destination address is sent). Collisions detected during transmission of the
last 11 bits of the frame will not result in jamming.
a. If the TBD array address is not equal to all ones, the CU performs a pre-fetch and transfer
b. If the TBD array address equals all ones, after completing DMA of the command block
cycle, initiates the transmit DMA to the address of the first byte of the destination address
field in the CB and to the byte count of the last specified data byte in the command block.
the CU writes the end of command byte to the transmit FIFO.
Related parts for RC82562EP
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel Strataflash Memory28F128J3 28F640J3 28F320J3
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Controllers, Intel 430TX PCIset: 82439TX System Controller (MTXC)
Manufacturer:
Intel Corporation