PIC18F87K22-I/PTRSL Microchip Technology Inc., PIC18F87K22-I/PTRSL Datasheet - Page 315

• Manufacturer Part Number: PIC18F87K22-I/PTRSL
• Description: 128kB Flash, 4kB RAM, 1kB EE, nanoWatt XLP, GP, 80 TQFP 12x12x1mm TRAY
• Manufacturer: Microchip Technology Inc.

Specifications of PIC18F87K22-I/PTRSL

• A/d Inputs: 24-Channel, 12-Bit
• Comparators: 3
• Cpu Speed: 16 MIPS
• Eeprom Memory: 0 Bytes
• Input Output: 69
• Interface: I2C/SPI/USART
• Memory Type: Flash
• Number Of Bits: 8
• Package Type: 80-pin TQFP
• Programmable Memory: 128K Bytes
• Ram Size: 3.8K Bytes
• Speed: 64 MHz
• Temperature Range: –40 to 125 °C
• Timers: 6-8-bit, 5-16-bit
• Voltage, Range: 1.8-5.5 V
• Lead Free Status / Rohs Status: RoHS Compliant part Electrostatic Device

21.4.8
To initiate a Start condition, the user sets the Start
Enable bit, SEN (SSPxCON2<0>). If the SDAx and
SCLx pins are sampled high, the Baud Rate Generator
is reloaded with the contents of SSPxADD<6:0> and
starts its count. If SCLx and SDAx are both sampled
high when the Baud Rate Generator times out (T
the SDAx pin is driven low. The action of the SDAx
being driven low while SCLx is high is the Start condi-
tion and causes the S bit (SSPxSTAT<3>) to be set.
Following this, the Baud Rate Generator is reloaded
with the contents of SSPxADD<6:0> and resumes its
count. When the Baud Rate Generator times out
(T
automatically cleared by hardware. The Baud Rate
Generator is suspended, leaving the SDAx line held low
and the Start condition is complete.
FIGURE 21-21:
 2011 Microchip Technology Inc.
BRG
), the SEN bit (SSPxCON2<0>) will be
I
CONDITION TIMING
2
C™ MASTER MODE START
Write to SEN bit Occurs Here
FIRST START BIT TIMING
SDAx
SCLx
SDAx = 1,
SCLx = 1
T
BRG
BRG
),
Set S bit (SSPxSTAT<3>)
T
S
BRG
PIC18F87K22 FAMILY
At Completion of Start bit,
Hardware Clears SEN bit
21.4.8.1
If the user writes the SSPxBUF when a Start sequence
is in progress, the WCOL bit is set and the contents of
the buffer are unchanged (the write doesn’t occur).
and Sets SSPxIF bit
Note:
Note:
Write to SSPxBUF Occurs Here
T
BRG
1st bit
If, at the beginning of the Start condition,
the SDAx and SCLx pins are already
sampled low or if during the Start condi-
tion, the SCLx line is sampled low before
the SDAx line is driven low, a bus collision
occurs, the Bus Collision Interrupt Flag,
BCLxIF, is set, the Start condition is
aborted and the I
Idle state.
Because queueing of events is not
allowed, writing to the lower 5 bits of
SSPxCON2 is disabled until the Start
condition is complete.
WCOL Status Flag
T
BRG
2nd bit
2
C module is reset into its
DS39960C-page 315