SAB-C161PI-L25F CA Infineon Technologies, SAB-C161PI-L25F CA Datasheet - Page 76
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
SAB-C161PI-L25F CA
Manufacturer Part Number
SAB-C161PI-L25F CA
Description
Microcontrollers (MCU) 16BIT SNGL CHIP 5V 25MHz ROM less
Manufacturer
Infineon Technologies
Datasheet
1.SAB-C161PI-L25F_CA.pdf
(82 pages)
Specifications of SAB-C161PI-L25F CA
Data Bus Width
16 bit
Program Memory Type
ROMLess
Data Ram Size
3 KB
Interface Type
ASC, I2C, SSC
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
76
Number Of Timers
5
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Package / Case
TQFP-100
Minimum Operating Temperature
0 C
On-chip Adc
10 bit, 4 Channel
Packages
PG-TQFP-100
Max Clock Frequency
25.0 MHz
Sram (incl. Cache)
3.0 KByte
A / D Input Lines (incl. Fadc)
4
Program Memory
0.0 KByte
Lead Free Status / Rohs Status
Details
Other names
B161PIL25FCAXT
Data Sheet
AC Characteristics
CLKOUT and READY (Standard Supply Voltage Range)
(Operating Conditions apply)
Parameter
CLKOUT cycle time
CLKOUT high time
CLKOUT low time
CLKOUT rise time
CLKOUT fall time
CLKOUT rising edge to
ALE falling edge
Synchronous READY
setup time to CLKOUT
Synchronous READY
hold time after CLKOUT
Asynchronous READY
low time
Asynchronous READY
setup time
Asynchronous READY
hold time
Async. READY hold time
after RD, WR high
(Demultiplexed Bus)
1) These timings are given for test purposes only, in order to assure recognition at a specific clock edge.
2) Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This
adds even more time for deactivating READY.
The 2
The maximum limit for
A
and
1)
1)
C
refer to the next following bus cycle,
60
2)
must be fulfilled if the next following bus cycle is READY controlled.
Symbol
29
30
31
32
33
34
35
36
37
58
59
60
CC 40
CC 14
CC 10
CC –
CC –
CC 0 +
SR 14
SR 4
SR 54
SR 14
SR 4
SR 0
Max. CPU Clock
min.
= 25 MHz
A
74
F
refers to the current bus cycle.
40
–
–
4
4
10 +
–
–
–
–
–
0
+ 2
C
max.
+
A
F
+
A
2)
1 / 2TCL = 1 to 25 MHz
2TCL
TCL – 6
TCL – 10
–
–
0 +
14
4
2TCL +
14
4
0
Variable CPU Clock
min.
A
58
2TCL
–
–
4
4
10 +
–
–
–
–
–
TCL - 20
+ 2
+
F
max.
A
2)
+
A
C
&3,
1999-07
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns