AD1895AYRSRL Analog Devices Inc, AD1895AYRSRL Datasheet - Page 3

IC SAMP-RATEHP/CONV 24BIT 28SSOP

AD1895AYRSRL

Manufacturer Part Number
AD1895AYRSRL
Description
IC SAMP-RATEHP/CONV 24BIT 28SSOP
Manufacturer
Analog Devices Inc
Type
Sample Rate Converterr
Datasheet

Specifications of AD1895AYRSRL

Rohs Status
RoHS non-compliant
Applications
Automotive Audio, receivers, set-top boxes
Voltage - Supply, Digital
3.13 V ~ 3.46 V
Mounting Type
Surface Mount
Package / Case
28-SSOP
For Use With
EVAL-AD1895EB - BOARD EVAL FOR AD1895
Voltage - Supply, Analog
-
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD1895AYRSRL
Manufacturer:
MOTOROLA
Quantity:
4 900
Part Number:
AD1895AYRSRL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
DIGITAL TIMING (–40 C < T
Parameter
t
f
t
t
INPUT SERIAL PORT TIMING
t
t
t
t
t
OUTPUT SERIAL PORT TIMING
t
t
t
t
t
t
t
t
t
NOTES
1
2
3
Specifications subject to change without notice.
TIMING DIAGRAMS
REV. B
Refer to Timing Diagrams section.
The maximum possible sample rate is: FS
f
MCLKI
MCLK
MPWH
MPWL
LRIS
SIH
SIL
DIS
DIH
TDMS
TDMH
DOPD
DOH
LROS
LROH
SOH
SOL
RSTL
MCLK
Figure 1. Input and Output Serial Port Timing (SCLK_I/O,
LRCLK_I/O, SDATA_I/O, TDM_IN)
of up to 34 MHz is possible under the following conditions: 0°C < T
LRCLK O
LRCLK O
SDATA O
LRCLK_I
SCLK O
SCLK O
SDATA I
TDM IN
SCLK I
1
t
DOPD
MCLK_IN Period
MCLK_IN Frequency
MCLK_IN Pulsewidth High
MCLK_IN Pulsewidth Low
LRCLK_I Setup to SCLK_I
SCLK_I Pulsewidth High
SCLK_I Pulsewidth Low
SDATA_I Setup to SCLK_I Rising Edge
SDATA_I Hold from SCLK_I Rising Edge
TDM_IN Setup to SCLK_O Falling Edge
TDM_IN Hold from SCLK_O Falling Edge
SDATA_O Propagation Delay from SCLK_O, LRCLK_O
SDATA_O Hold from SCLK_O
LRCLK_O Setup to SCLK_O (TDM Mode Only)
LRCLK_O Hold from SCLK_O (TDM Mode Only)
SCLK_O Pulsewidth High
SCLK_O Pulsewidth Low
RESET Pulsewidth Low
t
t
t
LROS
TDMS
t
LRIS
DIS
t
LROH
t
TDMH
A
t
DIH
< +105 C, VDD_CORE = 3.3 V
MAX
= f
MCLK
t
DOH
t
t
SOH
/138.
SIH
t
t
SOL
SIL
A
< 70°C, 45/55 or better MCLK_IN duty cycle.
–3–
5%, VDD_IO = 5.0 V
MCLK IN
RESET
Min
33.3
9
12
8
8
8
8
3
3
3
3
5
3
10
5
200
Figure 3. MCLK_IN Timing
Figure 2. RESET Timing
10%)
t
MPWH
t
RSTL
t
MPWL
Max
30.0
20
2, 3
AD1895
Unit
ns
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for AD1895AYRSRL