PI7C9X20303ULAZPE Pericom Semiconductor, PI7C9X20303ULAZPE Datasheet - Page 29

IC PCIE PACKET SWITCH 132VQFN

PI7C9X20303ULAZPE

Manufacturer Part Number
PI7C9X20303ULAZPE
Description
IC PCIE PACKET SWITCH 132VQFN
Manufacturer
Pericom Semiconductor
Series
UltraLo™r

Specifications of PI7C9X20303ULAZPE

Applications
Data Transport
Interface
Advanced Configuration Power Interface (ACPI)
Package / Case
132-VQFN
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Voltage - Supply
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C9X20303ULAZPE
Manufacturer:
LATTICE
Quantity:
33
Part Number:
PI7C9X20303ULAZPEX
Manufacturer:
TI
Quantity:
3
Company:
Part Number:
PI7C9X20303ULAZPEX
Quantity:
1 577
6.2 SMBus INTERFACE
The PI7C9X20303UL provides the System Management Bus (SMBus), a two-wire interface through which a
simple device can communicate with the rest of the system. The SMBus interface on the PI7C9X20303UL is a bi-
directional slave interface. It can receive data from the SMBus master or send data to the master. The interface
allows full access to the configuration registers. A SMBus master, such as the processor or other SMBus devices,
can read or write to every RW configuration register (read/write register). In addition, the RO and HwInt registers
(read-only and hardware initialized registers) that can be auto-loaded by the EEPROM interface can also be read
and written by the SMBus interface. This feature allows increases in the system expandability and flexibility in
system implementation.
The SMBus interface on the PI7C9X20303UL consists of one SMBus clock pin (SMBCLK), a SMBus data pin
(SMBDATA), and 3 SMBus address pins (GPIO[5:7]). The SMBus clock pin provides or receives the clock signal.
The SMBus data pin facilitates the data transmission and reception. Both of the clock and data pins are bi-
directional. The SMBus address pins determine the address to which the PI7C9X20303UL responds to. The SMBus
address pins generate addresses according to the following table:
August 2009 – Revision 1.1
Pericom Semiconductor
Table 6-1 SMBus Address Pin Configuration
Figure 6-1 SMBus Architecture Implementation on PI7C9X20303UL
BIT
0
1
2
3
4
5
6
SMBus Address
GPIO[5]
GPIO[6]
GPIO[7]
1
0
1
1
PI7C9X20303UL
SMBDATA
SMBCLK
Page 29 of 77
(SMBus Master)
Processor
3Port-3Lane PCI Express® Switch
Other SMBus
Devices
UltraLo
PI7C9X20303UL
Datasheet
TM
Family

Related parts for PI7C9X20303ULAZPE