AN983BX-BG-T-V1 Infineon Technologies, AN983BX-BG-T-V1 Datasheet - Page 73

no-image

AN983BX-BG-T-V1

Manufacturer Part Number
AN983BX-BG-T-V1
Description
IC PCI TO ETHERNET LAN 128-PQFP
Manufacturer
Infineon Technologies
Datasheet

Specifications of AN983BX-BG-T-V1

Applications
Ethernet Controller
Interface
USB
Voltage - Supply
3 V ~ 3.6 V
Package / Case
128-BFQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
AN983BXBGTV1
AN983BXBGTV1XP
SP000075554

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AN983BX-BG-T-V1
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
AN983BX-BG-T-V1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Field
RCIE
TUIE
Res
TJTTIE
TDUIE
TPSIE
TCIE
Bit14 to 0 are the same as the interrupt enable register of CSR7. You can access those interrupt enable
bits through either CSR7 or CSR16
Command Register
Bit 31 to Bit 16
Automatically recall from EEPROM
CR_CSR18
Command Register
Field
D3CS
AUXCL
Data Sheet
Bits
6
5
4
3
2
1
0
Bits
31
30:28
Type
rw
rw
ro
rw
rw
rw
rw
Type
rw
ro
Description
Receive Completed Interrupt Enable
1
Transmit Under-flow Interrupt Enable
1
Reserved
Transmit Jabber Timer Time-out Interrupt Enable
1
Transmit Descriptor Unavailable Interrupt Enable
1
Transmit Processor Stopped Interrupt Enable
1
Transmit Completed Interrupt Enable
1
Description
D3cold Support, Mapped to CR48<31>
Aux Current
These three bits report the maximum 3.3 Vaux current requirements for
AN983B/BX. If bit 31 of PMR0 is ‘1’, the default value is 0101b, means
AN983B/BX need 100 mA to support remote wake-up in D3cold power
state.
Registers and Descriptors DescriptionPCI Control/Status Registers
B
B
B
B
B
B
interrupt
interrupt
time-out interrupt
unavailable interrupt
stopped interrupt
interrupt.
, combine this bit and bit 15 of CSR7 to enable transmit under-flow
, combine this bit and bit 15 of CSR7 to enable transmit jabber timer
, combine this bit and bit 16 of CSR7 to enable transmit completed
, combine this bit and bit 16 of CSR7 to enable receive completed
, combine this bit and bit 16 of CSR7 to enable transmit descriptor
, combine this bit and bit 15 of CSR7 to enable transmit processor
Offset
88
73
H
Rev. 1.81, 2005-12-15
AN983B/BX
Reset Value
A04C 0004
H

Related parts for AN983BX-BG-T-V1