CYNSE70064A-66BGC Cypress Semiconductor Corp, CYNSE70064A-66BGC Datasheet - Page 113
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CYNSE70064A-66BGC
Manufacturer Part Number
CYNSE70064A-66BGC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.CYNSE70064A-66BGC.pdf
(128 pages)
Specifications of CYNSE70064A-66BGC
Operating Supply Voltage (typ)
1.8V
Operating Supply Voltage (min)
1.7V
Operating Supply Voltage (max)
1.9V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Package Type
BGA
Mounting
Surface Mount
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CYNSE70064A-66BGC
Manufacturer:
CY
Quantity:
44
Company:
Part Number:
CYNSE70064A-66BGC
Manufacturer:
CYPRESS
Quantity:
329
Part Number:
CYNSE70064A-66BGC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
12.8
The following explains the SRAM Write operation done through a table(s) of up to 31 devices with the following parameters
(TLSZ = 10). The diagram of such table(s) is shown in Figure 12-12. The following assumes that SRAM access is done through
CYNSE70064A device number 0—device 0 is the selected device. Figure 12-13 and Figure 12-14 show the timing diagram for
device number 0 and device number 30, respectively.
At the end of cycle 3, a new command can begin. The Write is a pipelined operation, but the Write cycle appears at the SRAM
bus with the same latency as that of a Search instruction, as measured from the second cycle of the Write command.
Document #: 38-02041 Rev. *F
• Cycle 1A: The host ASIC applies the Write instruction on the CMD[1:0] using CMDV = 1. The DQ bus supplies the address
• Cycle 1B: The host ASIC continues to apply the Write instruction on the CMD[1:0] using CMDV = 1. The DQ bus supplies the
• Cycle 2: The host ASIC continues to drive DQ[67:0]. The data in this cycle is not used by the CYNSE70064A.
• Cycle 3: The host ASIC continues to drive DQ[67:0]. The data in this cycle is not used by the CYNSE70064A.
with DQ[20:19] set to 10 to select the SRAM address. The host ASIC selects the device for which the ID[4:0] matches the
DQ[25:21] lines. The host ASIC also supplies SADR[21:20] on CMD[8:7] in this cycle. Note. CMD[2] must be set to 0 for SRAM
Write, as burst Writes into the SRAM are not supported.
address with DQ[20:19] set to 10 to select the SRAM address. Note. CMD[2] must be set to 0 for SRAM Write, as burst Writes
into the SRAM are not supported.
SRAM Write with Table(s) of up to 31 Devices
SADR[21:0]
CMD[8:2]
CMD[1:0]
Figure 12-11. SRAM Write Timing for Device Number 7 in Block of Eight Devices
PHS_L
CMDV
CLK2X
ACK
ALE_L
TLSZ = 01, HLAT = XXX, LRAM = 1, LDEV = 1
OE_L
CE_L
SSV
WE_L
SSF
DQ
0
0
0
1
z
1
1
Address
cycle
Write
1
A B
01
cycle
2
x
cycle
3
x
cycle
4
cycle
5
cycle
6
1
cycle
7
z
z
z
z
cycle
8
1
0
1
1
cycle
9
cycle
10
CYNSE70064A
Page 113 of 128