JS28F640J3D75 Micron Technology Inc, JS28F640J3D75 Datasheet - Page 39
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
JS28F640J3D75
Manufacturer Part Number
JS28F640J3D75
Description
Manufacturer
Micron Technology Inc
Datasheet
1.JS28F640J3D75.pdf
(68 pages)
Specifications of JS28F640J3D75
Cell Type
NOR
Density
64Mb
Access Time (max)
75ns
Interface Type
Parallel
Boot Type
Not Required
Address Bus
23/22Bit
Operating Supply Voltage (typ)
3/3.3V
Operating Temp Range
-40C to 85C
Package Type
TSOP
Program/erase Volt (typ)
2.7 to 3.6V
Sync/async
Asynchronous
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Word Size
8/16Bit
Number Of Words
8M/4M
Mounting
Surface Mount
Pin Count
56
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
JS28F640J3D75
Manufacturer:
INTEL
Quantity:
5 530
Company:
Part Number:
JS28F640J3D75
Manufacturer:
INTEL
Quantity:
9
Part Number:
JS28F640J3D75
Manufacturer:
INTEL
Quantity:
20 000
Company:
Part Number:
JS28F640J3D75A
Manufacturer:
INTEL
Quantity:
5 530
Company:
Part Number:
JS28F640J3D75A
Manufacturer:
INTEL
Quantity:
5 530
Company:
Part Number:
JS28F640J3D75A
Manufacturer:
NUMONYX
Quantity:
3 456
Part Number:
JS28F640J3D75A
Manufacturer:
NUMONYX
Quantity:
20 000
Part Number:
JS28F640J3D75E
Manufacturer:
MUMONYS
Quantity:
20 000
Part Number:
JS28F640J3D75ES
Manufacturer:
INTEL
Quantity:
20 000
Numonyx™ Embedded Flash Memory (J3 v. D)
9.3.1
Note:
9.3.2
Note:
Note:
November 2007
308551-05
The following sections describe each programming method.
Single-Word/Byte Programming
Array programming is performed by first issuing the Single-Word/Byte Program
command. This is followed by writing the desired data at the desired array address. The
read mode of the device is automatically changed to Read Status Register mode, which
remains in effect until another read-mode command is issued.
During programming, STS and the Status Register indicate a busy status (SR7 = 0).
Upon completion, STS and the Status Register indicate a ready status (SR7 = 1). The
Status Register should be checked for any errors (SR4), then cleared.
Issuing the Read Array command to the device while it is actively programming causes
subsequent reads from the device to output invalid data. Valid array data is output only
after the program operation has finished.
Standby power levels are not be realized until the programming operation has finished.
Also, asserting RP# aborts the programming operation, and array contents at the
addressed location are indeterminate. The addressed block should be erased, and the
data re-programmed. If a Single-Word/Byte program is attempted when the
corresponding block lock-bit is set, SR1 and SR4 will be set.
Buffered Programming
Buffered programming operations simultaneous program multiple words into the flash
memory array, significantly reducing effective word-write times. User-data is first
written to a write buffer, then programmed into the flash memory array in buffer-size
increments.
programming operation.
Optimal performance and power consumption is realized only by aligning the start
address on 32-word boundaries (i.e., A[4:0] = 0b00000). Crossing a 32-word boundary
during a buffered programming operation can cause programming time to double.
To perform a buffered programming operation, first issue the Buffered Program setup
command at the desired starting address. The read mode of the device/addressed
partition is automatically changed to Read Status Register mode.
Polling SR7 determines write-buffer availability (0 = not available, 1 = available). If the
write buffer is not available, re-issue the setup command and check SR7; repeat until
SR7 = 1.
Next, issue the word count at the desired starting address. The word count represents
the total number of words to be written into the write buffer, minus one. This value can
range from 00h (one word) to a maximum of 1Fh (32 words). Exceeding the allowable
range causes an abort.
Following the word count, the write buffer is filled with user-data. Subsequent bus-
write cycles provide addresses and data, up to the word count. All user-data addresses
must lie between <starting address> and <starting address + word count>, otherwise
the WSM continues to run as normal but, user may advertently change the content in
unexpected address locations.
User-data is programmed into the flash array at the address issued when filling the
write buffer.
After all user-data is written into the write buffer, issue the confirm command. If a
command other than the confirm command is issued to the device, a command
sequence error occurs and the operation aborts.
Appendix , “Flow Charts”
contains a flow chart of the buffered-
Datasheet
39