P80C557E4EFB NXP Semiconductors, P80C557E4EFB Datasheet - Page 23

P80C557E4EFB

Manufacturer Part Number
P80C557E4EFB
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of P80C557E4EFB

Cpu Family
80C
Device Core
80C51
Device Core Size
8b
Frequency (max)
16MHz
Interface Type
I2C/UART
Program Memory Type
ROMLess
Program Memory Size
Not Required
Total Internal Ram Size
1KB
# I/os (max)
40
Number Of Timers - General Purpose
3
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
4.5V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
80
Package Type
PQFP
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P80C557E4EFB
Manufacturer:
PHILIPS
Quantity:
325
Part Number:
P80C557E4EFB
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
P80C557E4EFB/01
Manufacturer:
SAMSUNG
Quantity:
10 000
Part Number:
P80C557E4EFB/01,51
Manufacturer:
SILICON
Quantity:
459
Part Number:
P80C557E4EFB/01,51
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
P80C557E4EFB/01,55
Manufacturer:
IR
Quantity:
20
Part Number:
P80C557E4EFB/01,55
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
Table 14. Description of TCON bits
1999 Mar 02
Single-chip 8-bit microcontroller
SYMBOL
TR1
TR0
TF1
TF0
IE1
IT1
IE0
IT0
TCON (88H)
TCON.7
TCON.6
TCON.5
TCON.4
TCON.3
TCON.2
TCON.1
TCON.0
BIT
TF1
Timer 1 overflow flag. Set by hardware on Timer/Counter overflow. Cleared by hardware when processor
vectors to interrupt routine.
Timer 1 run control bit. Set/cleared by software to turn Timer/Counter on/off.
Timer 0 overflow flag. Set by hardware on Timer/Counter overflow. Cleared by hardware when processor
vectors to interrupt routine.
Timer 0 run control bit. Set/cleared by software to turn Timer/Counter on/off.
Interrupt 1 edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt
processed.
Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.
Interrupt 0 edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt
processed.
Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.
7
Figure 20. Timer/Counter mode control (TCON) register.
TR1
6
TF0
5
23
TR0
4
P83C557E4/P80C557E4/P89C557E4
FUNCTION
IE1
3
IT1
2
IE0
1
Product specification
IT0
0

Related parts for P80C557E4EFB