P80C557E4EFB NXP Semiconductors, P80C557E4EFB Datasheet - Page 39

P80C557E4EFB

Manufacturer Part Number
P80C557E4EFB
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of P80C557E4EFB

Cpu Family
80C
Device Core
80C51
Device Core Size
8b
Frequency (max)
16MHz
Interface Type
I2C/UART
Program Memory Type
ROMLess
Program Memory Size
Not Required
Total Internal Ram Size
1KB
# I/os (max)
40
Number Of Timers - General Purpose
3
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
4.5V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
80
Package Type
PQFP
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P80C557E4EFB
Manufacturer:
PHILIPS
Quantity:
325
Part Number:
P80C557E4EFB
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
P80C557E4EFB/01
Manufacturer:
SAMSUNG
Quantity:
10 000
Part Number:
P80C557E4EFB/01,51
Manufacturer:
SILICON
Quantity:
459
Part Number:
P80C557E4EFB/01,51
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
P80C557E4EFB/01,55
Manufacturer:
IR
Quantity:
20
Part Number:
P80C557E4EFB/01,55
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
Table 34. Description of IEN1 bits
If the enable bit is 0, then the interrupt is disabled, if the enable bit is 1, then the interrupt is enabled.
Table 35. Description of IP0 bits
1999 Mar 02
Single-chip 8-bit microcontroller
SYMBOL
SYMBOL
ECM2
ECM1
ECM0
ECT3
ECT2
ECT1
ECT0
PAD
PS1
PS0
PX1
PX0
ET2
PT1
PT0
IEN1 (E8H)
IP0 (B8H)
IEN1.7
IEN1.6
IEN1.5
IEN1.4
IEN1.3
IEN1.2
IEN1.1
IEN1.0
IP0.7
IP0.6
IP0.5
IP0.4
IP0.3
IP0.2
IP0.1
IP0.0
BIT
BIT
ET2
Enable T2 overflow interrupt(s)
Enable T2 comparator 2 interrupt
Enable T2 comparator 1 interrupt
Enable T2 comparator 0 interrupt
Enable T2 capture register 3 interrupt
Enable T2 capture register 2 interrupt
Enable T2 capture register 1 interrupt
Enable T2 capture register 0 interrupt
Reserved for future use
ADC interrupt priority level
SIO1 (I
SIO0 (UART) interrupt priority level
Timer 1 interrupt priority level
External interrupt 1/Seconds interrupt priority level
Timer 0 interrupt priority level
External interrupt 0 priority level
7
7
2
C) interrupt priority level
ECM2
PAD
6
6
Figure 36. Interrupt enable register (IEN1).
Figure 37. Interrupt priority register (IP0).
ECM1
PS1
5
5
39
ECM0
PS0
4
4
P83C557E4/P80C557E4/P89C557E4
FUNCTION
FUNCTION
ECT3
PT1
3
3
ECT2
PX1
2
2
ECT1
PT0
1
1
Product specification
ECT0
PX0
0
0

Related parts for P80C557E4EFB