SC28L92A1BS,551 NXP Semiconductors, SC28L92A1BS,551 Datasheet - Page 33
![IC UART DUAL W/FIFO 44PQFP](/photos/6/92/69297/48-hvqfn_sot778-3_pkg_sml.jpg)
SC28L92A1BS,551
Manufacturer Part Number
SC28L92A1BS,551
Description
IC UART DUAL W/FIFO 44PQFP
Manufacturer
NXP Semiconductors
Series
IMPACTr
Datasheet
1.SC28L92A1B557.pdf
(73 pages)
Specifications of SC28L92A1BS,551
Features
False-start Bit Detection
Number Of Channels
2, DUART
Fifo's
16 Byte
Voltage - Supply
3.3V, 5V
With Auto Flow Control
Yes
With False Start Bit Detection
Yes
With Modem Control
Yes
With Cmos
Yes
Mounting Type
Surface Mount
Package / Case
48-VQFN Exposed Pad, 48-HVQFN, 48-SQFN, 48-DHVQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935281063551
SC28L92A1BS-S
SC28L92A1BS-S
SC28L92A1BS-S
SC28L92A1BS-S
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SC28L92A1BS,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
Table 35.
See
SC28L92_7
Product data sheet
CSR[7:4]
CSR[3:0]
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
Table 36
Baud rate (based on a 3.6864 MHz crystal clock)
for bit rate characteristics.
7.3.2.1 Clock Select Register channel A (CSRA)
7.3.2 Clock select registers
MR0[0] = 0 (Normal mode)
ACR[7] = 0
50
110
134.5
200
300
600
1,200
1,050
2,400
4,800
7,200
9,600
38,400
Timer
Table 33.
Table 34.
Bit
7 to 4
3 to 0
7
Symbol
-
-
ACR[7] = 1
75
110
134.5
150
300
600
1,200
2,000
2,400
4,800
1,800
9,600
19,200
Timer
receiver clock select code
CSRA - Clock select register channel A (address 0x1) and
CSRB - Clock select register channel B (address 0x9) bit allocation
CSRA - Clock select register channel A (address 0x1) bit description
6
Description
Receiver clock select. The baud rate clock for the channel A receiver is as
shown in
The receiver clock is always a 16 clock except for CSRA[7:4] = 1111
Transmitter clock select. The baud rate clock for the channel A transmitter is
as shown in
The transmitter clock is always a 16 clock except for CSRA[3:0] = 1111
Rev. 07 — 19 December 2007
1110 = IP4 - 16
1111 = IP4 - 1
1110 = IP3 - 16
1111 = IP3 - 1
3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter
MR0[0] = 1 (Extended mode I)
ACR[7] = 0
300
110
134.5
1200
1800
3600
7200
1,050
14,400
28,800
7,200
57,600
230,400
Timer
5
Table
Table
35, except as follows:
35, except as follows:
4
ACR[7] = 1
450
110
134.5
900
1800
3600
7,200
2,000
14,400
28,800
1,800
57,600
115,200
Timer
3
transmitter clock select code
MR0[2] = 1 (Extended mode II)
ACR[7] = 0
4,800
880
1,076
19.200
28.800
57.600
115,200
1,050
57,600
4,800
57,600
9,600
38,400
Timer
2
SC28L92
© NXP B.V. 2007. All rights reserved.
1
ACR[7] = 1
7,200
880
1,076
14.400
28.800
57.600
115,200
2,000
57,600
4,800
14,400
9,600
19,200
Timer
33 of 73
0