SC28L92A1BS,551 NXP Semiconductors, SC28L92A1BS,551 Datasheet - Page 63
![IC UART DUAL W/FIFO 44PQFP](/photos/6/92/69297/48-hvqfn_sot778-3_pkg_sml.jpg)
SC28L92A1BS,551
Manufacturer Part Number
SC28L92A1BS,551
Description
IC UART DUAL W/FIFO 44PQFP
Manufacturer
NXP Semiconductors
Series
IMPACTr
Datasheet
1.SC28L92A1B557.pdf
(73 pages)
Specifications of SC28L92A1BS,551
Features
False-start Bit Detection
Number Of Channels
2, DUART
Fifo's
16 Byte
Voltage - Supply
3.3V, 5V
With Auto Flow Control
Yes
With False Start Bit Detection
Yes
With Modem Control
Yes
With Cmos
Yes
Mounting Type
Surface Mount
Package / Case
48-VQFN Exposed Pad, 48-HVQFN, 48-SQFN, 48-DHVQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935281063551
SC28L92A1BS-S
SC28L92A1BS-S
SC28L92A1BS-S
SC28L92A1BS-S
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SC28L92A1BS,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
SC28L92_7
Product data sheet
Fig 20. Transmitter timing
Fig 21. Receiver timing
(1) Timing shown for MR2[4] = 1.
(2) Timing shown for MR2[5] = 1.
(1) Timing shown for MR1[7] = 1.
(2) Shown for OPCR[4] = 1 and MR[6] = 0.
OVERRUN
transmitter
(OP5)
RxRDY/
receiver
enabled
RxRDY
FFULL
FFULL
RTS
CTSN
RTSN
enabled
(OP0)
TxRDY
(CR)
RDN
(SR)
(SR)
RxD
(OP0)
(SR2)
WRN
(IP0)
(2)
(1)
TxD
(1)
(2)
OPR(0) = 1
D1
OPR[0] = 1
D8
D1
D1
status data
D1
D2
Rev. 07 — 19 December 2007
D2
3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter
D9
D8
break
start
D3
D11 will be lost
due to overrun
D9
D10
break
D10
break
status data
stop
D2
D11
D11 will not
be written to
the TxFIFO
D4
status data
D3
D12, D13 will be lost
due to receiver disable
D12
OPR(0) = 1
status data
D12
D10
SC28L92
reset by command
001aae317
© NXP B.V. 2007. All rights reserved.
001aae318
D6
D13
63 of 73