AT89LP51ED2 Atmel Corporation, AT89LP51ED2 Datasheet - Page 33
AT89LP51ED2
Manufacturer Part Number
AT89LP51ED2
Description
Manufacturer
Atmel Corporation
Specifications of AT89LP51ED2
Flash (kbytes)
64 Kbytes
Max. Operating Frequency
20 MHz
Cpu
8051-1C
Max I/o Pins
42
Spi
1
Twi (i2c)
1
Uart
1
Adc Channels
7
Adc Resolution (bits)
10
Adc Speed (ksps)
153.8
Sram (kbytes)
2.25
Eeprom (bytes)
4096
Self Program Memory
API
Operating Voltage (vcc)
2.4 to 5.5
Timers
4
Isp
SPI/OCD/UART
Watchdog
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 33 of 254
- Download datasheet (8Mb)
5. Enhanced CPU
5.1
3714A–MICRO–7/11
Fast Mode
The AT89LP51RD2/ED2/ID2 uses an enhanced 8051 CPU that runs at 6 to 12 times the speed
of standard 8051 devices (or 3 to 6 times the speed of X2 8051 devices). The increase in perfor-
mance is due to two factors. First, the CPU fetches one instruction byte from the code memory
every clock cycle. Second, the CPU uses a simple two-stage pipeline to fetch and execute
instructions in parallel. This basic pipelining concept allows the CPU to obtain up to
1 MIPS per MHz. The AT89LP51RD2/ED2/ID2 also has a Compatibility mode that preserves the
12-clock machine cycle of standard 8051s like the AT89C51RD2/ED2/ID2.
Fast (Single-Cycle) mode must be enabled by clearing the Compatibility User Fuse. (See
Configuration Fuses” on page
clock cycle. The 8051 instruction set allows for instructions of variable length from 1 to 3 bytes.
In a single-clock-per-byte-fetch system this means each instruction takes at least as many
clocks as it has bytes to execute. The majority of instructions in the AT89LP51RD2/ED2/ID2 fol-
low this rule: the instruction execution time in system clock cycles equals the number of bytes
per instruction, with a few exceptions. Branches and Calls require an additional cycle to com-
pute the target address and some other complex instructions require multiple cycles.
“Instruction Set Summary” on page 175.
Example of Fast mode instructions are shown in
take three times as long to execute if they are fetched from external program memory.
Figure 5-1.
Instruction Execution Sequences in Fast Mode
(A) 1-byte, 1-cycle instruction, e.g. INC A
(B) 2-byte, 2-cycle instruction, e.g. ADD A, #data
(C) 1-byte, 2-cycle instruction, e.g. INC DPTR
(D) MOVX (1-byte, 4-cycle)
CLK
AT89LP51RD2/ED2/ID2 Preliminary
190.) In this mode one instruction byte is fetched every system
S1
S1
S1
S1
for more detailed information on individual instructions.
ACCESS EXTERNAL
ADDR
READ NEXT
OPCODE
READ OPERAND
S2
S2
S2
MEMORY
READ NEXT OPCODE
READ NEXT OPCODE
S3
Figure
DATA
S4
5-1. Note that Fast mode instructions
READ NEXT
OPCODE
“User
See
33
Related parts for AT89LP51ED2
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
8-Bit Microcontroller with 4K Bytes Flash
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet: