AT90CAN64 Atmel Corporation, AT90CAN64 Datasheet - Page 215

no-image

AT90CAN64

Manufacturer Part Number
AT90CAN64
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT90CAN64

Flash (kbytes)
64 Kbytes
Pin Count
64
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
53
Ext Interrupts
8
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Uart
2
Can
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
4
Eeprom (bytes)
2048
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
8
Input Capture Channels
2
Pwm Channels
7
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT90CAN64-15AT
Manufacturer:
Atmel
Quantity:
3 327
Part Number:
AT90CAN64-15AT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT90CAN64-15AT1
Manufacturer:
Atmel
Quantity:
1 985
Part Number:
AT90CAN64-15AT1
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT90CAN64-15AZ
Manufacturer:
Atmel
Quantity:
1 995
Part Number:
AT90CAN64-15AZ
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT90CAN64-15MT
Manufacturer:
Freescale
Quantity:
100
Part Number:
AT90CAN64-15MT1
Manufacturer:
Atmel
Quantity:
7 775
Part Number:
AT90CAN64-15MT1
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
AT90CAN64-16AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT90CAN64-16AU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
AT90CAN64-16AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT90CAN64-16MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
18.7
Figure 18-10. Interfacing the Application to the TWI in a Typical Transmission
7679H–CAN–08/08
Hardware
TWI bus
Action
TWI
Using the TWI
1. Application
writes to TWCR
to initiate
transmission of
START.
START
2. TWINT set.
Status code indicates
START condition sent
3. Check TWSR to see if
START was sent. Application
loads SLA+W into TWDR, and
loads appropriate control signals
into TWCR, making sure that
TWINT is written to one.
TWGCE is used to enable recognition of the general call address (0x00). There is an associated
address comparator that looks for the slave address (or general call address if enabled) in the
received serial address. If a match is found, an interrupt request is generated. If set, this bit
enables the recognition of a General Call given over the TWI Serial Bus.
The AVR TWI is byte-oriented and interrupt based. Interrupts are issued after all bus events, like
reception of a byte or transmission of a START condition. Because the TWI is interrupt-based,
the application software is free to carry on other operations during a TWI byte transfer. Note that
the TWI Interrupt Enable (TWIE) bit in TWCR together with the Global Interrupt Enable bit in
SREG allow the application to decide whether or not assertion of the TWINT flag should gener-
ate an interrupt request. If the TWIE bit is cleared, the application must poll the TWINT flag in
order to detect actions on the TWI bus.
When the TWINT flag is asserted, the TWI has finished an operation and awaits application
response. In this case, the TWI Status Register (TWSR) contains a value indicating the current
state of the TWI bus. The application software can then decide how the TWI should behave in
the next TWI bus cycle by manipulating the TWCR and TWDR Registers.
Figure 18-10
this example, a master wishes to transmit a single data byte to a slave. This description is quite
abstract, a more detailed explanation follows later in this section. A simple code example imple-
menting the desired behavior is also presented.
1. The first step in a TWI transmission is to transmit a START condition. This is done by
writing a specific value into TWCR, instructing the TWI hardware to transmit a START
condition. Which value to write is described later on. However, it is important that the
TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI
will not start any operation as long as the TWINT bit in TWCR is set. Immediately after
SLA+W
is a simple example of how the application can interface to the TWI hardware. In
4. TWINT set.
Status code indicates
SLA+W sendt,
ACK received
A
5. Check TWSR to see if SLA+W
was sent and ACK received.
Application loads data into TWDR,
and loads appropriate control signals
into TWCR, making sure that TWINT
is written to one.
Data
6. TWINT set.
Status code indicates
data sent,
ACK received
AT90CAN32/64/128
A
7. Check TWSR to see if data
was sent and ACK received.
Application loads appropriate
control signals to send STOP
into TWCR, making sure that
TWINT is written to one.
STOP
TWINT set
Indicates
215

Related parts for AT90CAN64