ATmega2561R212 Atmel Corporation, ATmega2561R212 Datasheet - Page 157

• Manufacturer Part Number: ATmega2561R212
• Manufacturer: Atmel Corporation

Specifications of ATmega2561R212

• Flash (kbytes): 256 Kbytes
• Max. Operating Frequency: 16 MHz
• Max I/o Pins: 54
• Spi: 3
• Twi (i2c): 1
• Uart: 2
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 15
• Analog Comparators: 1
• Crypto Engine: AES
• Sram (kbytes): 8
• Eeprom (bytes): 4096
• Operating Voltage (vcc): 1.8 to 3.6
• Timers: 6
• Frequency Band: 700/800/900MHz
• Max Data Rate (mb/s): 1
• Antenna Diversity: No
• External Pa Control: Yes
• Power Output (dbm): 10
• Receiver Sensitivity (dbm): -110
• Receive Current Consumption (ma): 9.0
• Transmit Current Consumption (ma): 18 at 5dBm
• Link Budget (dbm): 120

2549N–AVR–05/11
Figure 17-12
frequency correct PWM mode the OCRnx Register is updated at BOTTOM. The timing diagrams
will be the same, but TOP should be replaced by BOTTOM, TOP-1 by BOTTOM+1 and so on.
The same renaming applies for modes that set the TOVn Flag at BOTTOM.
Figure 17-12. Timer/Counter Timing Diagram, no Prescaling
Figure 17-13
Figure 17-13. Timer/Counter Timing Diagram, with Prescaler (f
(PC and PFC PWM)
and ICF n
and ICFn
(CTC and FPWM)
TOVn
(Update at TOP)
(PC and PFC PWM)
TOVn
(CTC and FPWM)
(Update at TOP)
TCNTn
TCNTn
OCRnx
as TOP)
(clk
TCNTn
TCNTn
OCRnx
(clk
as TOP)
clk
clk
clk
clk
I/O
I/O
shows the count sequence close to TOP in various modes. When using phase and
shows the same timing data, but with the prescaler enabled.
(FPWM)
(FPWM)
I/O
Tn
I/O
Tn
/8)
/1)
(if used
(if used
TOP - 1
TOP - 1
TOP - 1
TOP - 1
Old OCRnx Value
ATmega640/1280/1281/2560/2561
Old OCRnx Value
TOP
TOP
TOP
TOP
BOTTOM
BOTTOM
TOP - 1
TOP - 1
clk_I/O
New OCRnx Value
New OCRnx Value
/8)
BOTTOM + 1
BOTTOM + 1
TOP - 2
TOP - 2
157