ATmega32U4 Atmel Corporation, ATmega32U4 Datasheet - Page 154

no-image

ATmega32U4

Manufacturer Part Number
ATmega32U4
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega32U4

Flash (kbytes)
32 Kbytes
Pin Count
44
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
14
Hardware Qtouch Acquisition
No
Max I/o Pins
26
Ext Interrupts
13
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
2
Twi (i2c)
1
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
12
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
3.3
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
12
Input Capture Channels
2
Pwm Channels
8
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega32U4-16AU
Manufacturer:
MAXIM
Quantity:
1 000
Part Number:
ATmega32U4-AU
Manufacturer:
FREESCALE
Quantity:
125
Part Number:
ATmega32U4-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega32U4-AU
Manufacturer:
MICROCHIP
Quantity:
200
Part Number:
ATmega32U4-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega32U4-MUR
Manufacturer:
UCC
Quantity:
1 001
Part Number:
ATmega32U4RC-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega32U4RC-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega32U4RC-MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
15.8.4
7766F–AVR–11/10
PWM6 Mode
The N variable represents the number of steps in dual-slope operation. The value of N equals to
the TOP value.
The extreme values for the OCR4C Register represent special cases when generating a PWM
waveform output in the Phase and Frequency Correct PWM mode. If the OCR4C is set equal to
BOTTOM, the output will be continuously low and if set equal to MAX the output will be continu-
ously high for non-inverted PWM mode. For inverted PWM the output will have the opposite
logic values.
The general I/O port function is overridden by the Output Compare value (OC4x / OC4x) from
the Dead Time Generator, if either of the COM4x1:0 bits are set and the Data Direction Register
bits for the OC4X and OC4X pins are set as an output. If the COM4x1:0 bits are cleared, the
actual value from the port register will be visible on the port pin. The configurations of the Output
Compare Pins are described in
Table 15-4.
The PWM6 Mode (PWM4A = 1, WGM41 = 1 and WGM40 = x) provide PWM waveform genera-
tion option e.g. for controlling Brushless DC (BLDC) motors. In the PWM6 Mode the OCR4A
Register controls all six Output Compare waveforms as the same Waveform Output (OCW4A)
from the Waveform Generator is used for generating all waveforms. The PWM6 Mode also pro-
vides an Output Compare Override Enable Register (OC4OE) that can be used with an instant
response for disabling or enabling the Output Compare pins. If the Output Compare Override
Enable bit is cleared, the actual value from the port register will be visible on the port pin.
The PWM6 Mode provides two counter operation modes, a single-slope operation and a dual-
slope operation. If the single-slope operation is selected (the WGM40 bit is set to 0), the counter
counts from BOTTOM to TOP (defined as OCR4C) then restart from BOTTOM like in Fast PWM
Mode. The PWM waveform is generated by setting (or clearing) the Waveform Output (OCW4A)
at the Compare Match between OCR4A and TCNT4, and clearing (or setting) the Waveform
Output at the timer clock cycle the counter is cleared (changes from TOP to BOTTOM). The
Timer/Counter Overflow Flag (TOV4) is set each time the counter reaches the TOP and, if the
interrupt is enabled, the interrupt handler routine can be used for updating the compare value.
Whereas, if the dual-slope operation is selected (the WGM40 bit is set to 1), the counter counts
repeatedly from BOTTOM to TOP (defined as OCR4C) and then from TOP to BOTTOM like in
Phase and Frequency Correct PWM Mode. The PWM waveform is generated by setting (or
clearing) the Waveform Output (OCW4A) at the Compare Match between OCR4A and TCNT4
when the counter increments, and clearing (or setting) the Waveform Output at the he Compare
Match between OCR4A and TCNT4 when the counter decrements. The Timer/Counter Overflow
Flag (TOV4) is set each time the counter reaches the BOTTOM and, if the interrupt is enabled,
the interrupt handler routine can be used for updating the compare value.
The timing diagram for the PWM6 Mode in single-slope operation (WGM41 = 0) when the
COM4A1:0 bits are set to “10” is shown in
COM4x1
0
0
1
1
Output Compare pin configurations in Phase and Frequency Correct PWM Mode
COM4x0
0
1
0
1
Table
OC4x Pin
Disconnected
OC4x
Disconnected
Disconnected
15-4.
Figure
15-15. The counter is incremented until the
ATmega16/32U4
OC4x Pin
Disconnected
OC4x
OC4x
OC4x
154

Related parts for ATmega32U4