ATmega88 Atmel Corporation, ATmega88 Datasheet - Page 258
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATmega88
Manufacturer Part Number
ATmega88
Description
Manufacturer
Atmel Corporation
Specifications of ATmega88
Flash (kbytes)
8 Kbytes
Pin Count
32
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
12
Hardware Qtouch Acquisition
No
Max I/o Pins
23
Ext Interrupts
24
Usb Speed
No
Usb Interface
No
Spi
2
Twi (i2c)
1
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
1
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
6
Input Capture Channels
1
Pwm Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega88-15AT
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATmega88-15AT1
Manufacturer:
ATMEL
Quantity:
1 000
Part Number:
ATmega88-15AT1
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATmega88-15ATI
Manufacturer:
ATMEL
Quantity:
5 510
Company:
Part Number:
ATmega88-15ATI
Manufacturer:
LT
Quantity:
5 510
Company:
Part Number:
ATmega88-15AZ
Manufacturer:
ATMEL
Quantity:
2 000
Company:
Part Number:
ATmega88-15AZ
Manufacturer:
ATMEL
Quantity:
120
Part Number:
ATmega88-15AZ
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega88-20AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
24.8.3
24.8.3.1
24.8.3.2
24.8.4
2545T–AVR–05/11
ADCL and ADCH – The ADC data register
ADCSRB – ADC control and status register B
ADLAR = 0
ADLAR = 1
When an ADC conversion is complete, the result is found in these two registers.
When ADCL is read, the ADC Data Register is not updated until ADCH is read. Consequently, if
the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read
ADCH. Otherwise, ADCL must be read first, then ADCH.
The ADLAR bit in ADMUX, and the MUXn bits in ADMUX affect the way the result is read from
the registers. If ADLAR is set, the result is left adjusted. If ADLAR is cleared (default), the result
is right adjusted.
• ADC9:0: ADC conversion result
These bits represent the result from the conversion, as detailed in
page
• Bit 7, 5:3 – Res: Reserved bits
These bits are reserved for future use. To ensure compatibility with future devices, these bist
must be written to zero when ADCSRB is written.
• Bit 2:0 – ADTS2:0: ADC auto trigger source
If ADATE in ADCSRA is written to one, the value of these bits selects which source will trigger
an ADC conversion. If ADATE is cleared, the ADTS2:0 settings will have no effect. A conversion
will be triggered by the rising edge of the selected Interrupt Flag. Note that switching from a trig-
ger source that is cleared to a trigger source that is set, will generate a positive edge on the
Bit
(0x79)
(0x78)
Read/write
Initial value
Bit
(0x79)
(0x78)
Read/write
Initial value
Bit
(0x7B)
Read/write
Initial value
255.
ADC7
ADC9
ADC1
15
15
R
R
R
R
7
0
0
–
7
0
0
R
7
–
0
ADC6
ADC8
ADC0
ACME
R/W
14
14
R
R
R
R
6
0
0
–
6
0
0
6
0
ADC5
ADC7
13
13
R
R
R
R
–
5
0
0
–
5
0
0
R
5
–
0
ADC4
ADC6
12
12
R
R
R
R
–
4
0
0
–
4
0
0
R
4
–
0
ADC3
ADC5
11
11
R
R
R
R
–
3
0
0
–
3
0
0
R
3
–
0
ADTS2
ADC4
ADC2
R/W
ATmega48/88/168
10
10
R
R
–
2
R
R
0
0
–
2
0
0
2
0
“ADC conversion result” on
ADTS1
ADC3
ADC9
ADC1
R/W
R
R
R
R
9
–
1
0
0
9
1
0
0
1
0
ADTS0
ADC2
ADC8
ADC0
R/W
R
R
R
R
8
–
0
0
0
8
0
0
0
0
0
ADCSRB
ADCH
ADCL
ADCH
ADCL
258