AD9629 Analog Devices, AD9629 Datasheet - Page 21

• Manufacturer Part Number: AD9629
• Description: 12-Bit, 20/40/65/80 MSPS, 1.8 V Analog-to-Digital Converter
• Manufacturer: Analog Devices

Specifications of AD9629

• Resolution (bits): 12bit
• # Chan: 1
• Sample Rate: 80MSPS
• Interface: Par
• Analog Input Type: Diff-Uni
• Ain Range: 2 V p-p
• Adc Architecture: Pipelined
• Pkg Type: CSP

Clock Duty Cycle
Typical high speed ADCs use both clock edges to generate
a variety of internal timing signals and, as a result, may be
sensitive to clock duty cycle. Commonly, a 50% duty cycle clock
with ±5% tolerance is required to maintain optimum dynamic
performance as shown in Figure 51.
Jitter on the rising edge of the clock input can also impact dynamic
performance and should be minimized as discussed in the Jitter
Considerations section.
Jitter Considerations
High speed, high resolution ADCs are sensitive to the quality
of the clock input. The degradation in SNR from the low fre-
quency SNR (SNR
jitter (t
In the previous equation, the rms aperture jitter represents the
clock input jitter specification. IF undersampling applications
are particularly sensitive to jitter, as illustrated in Figure 52.
SNR
80
75
70
65
60
55
50
45
80
75
70
65
60
55
50
45
40
JRMS
1
10
HF
) can be calculated by
= −10 log[(2π × f
Figure 52. SNR vs. Input Frequency and Jitter
20
Figure 51. SNR vs. Clock Duty Cycle
LF
) at a given input frequency (f
30
POSITIVE DUTY CYCLE (%)
10
FREQUENCY (MHz)
INPUT
40
× t
50
JRMS
)
100
2
+ 10
3.0ps
60
(
−
SNR
0.05ps
0.2ps
0.5ps
1.0ps
1.5ps
2.0ps
2.5ps
70
INPUT
LF
/
10
) due to
)
1k
]
80
Rev. 0 | Page 21 of 32
The clock input should be treated as an analog signal in cases in
which aperture jitter may affect the dynamic range of the AD9629.
To avoid modulating the clock signal with digital noise, keep
power supplies for clock drivers separate from the ADC output
driver supplies. Low jitter, crystal-controlled oscillators make
the best clock sources. If the clock is generated from another type
of source (by gating, dividing, or another method), it should be
retimed by the original clock at the last step.
For more information, see the AN-501 Application Note and the
AN-756 Application Note available on www.analog.com.
POWER DISSIPATION AND STANDBY MODE
As shown in Figure 53, the analog core power dissipated by
the AD9629 is proportional to its sample rate. The digital
power dissipation of the CMOS outputs are determined
primarily by the strength of the digital drivers and the load
on each output bit.
The maximum DRVDD current (IDRVDD) can be calculated as
where N is the number of output bits (13, in the case of the
AD9629).
This maximum current occurs when every output bit switches
on every clock cycle, that is, a full-scale square wave at the Nyquist
frequency of f
lished by the average number of output bits switching, which
is determined by the sample rate and the characteristics of the
analog input signal.
Reducing the capacitive load presented to the output drivers
can minimize digital power consumption. The data in Figure 53
was taken using the same operating conditions as those used for
the Typical Performance Characteristics, with a 5 pF load on
each output driver.
IDRVDD = V
85
80
75
70
65
60
55
50
45
40
35
10
AD9231-20
CLK
Figure 53. Analog Core Power vs. Clock Rate
20
/2. In practice, the DRVDD current is estab-
DRVDD
30
× C
AD9231-40
CLOCK RATE (MSPS)
LOAD
40
× f
CLK
50
× N
AD9231-65
60
AD9231-80
70
AD9629
80