AD9230 Analog Devices, AD9230 Datasheet - Page 9

no-image

AD9230

Manufacturer Part Number
AD9230
Description
12-Bit, 170 MSPS/210 MSPS/250 MSPS, 1.8 V Analog-to-Digital Converter
Manufacturer
Analog Devices
Datasheet

Specifications of AD9230

Resolution (bits)
12bit
# Chan
1
Sample Rate
250MSPS
Interface
LVDS,Par
Analog Input Type
Diff-Uni
Ain Range
1.25 V p-p
Adc Architecture
Pipelined
Pkg Type
CSP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9230AJN23AC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AD9230BCPZ-11-200
Manufacturer:
ADI
Quantity:
329
Part Number:
AD9230BCPZ-170
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9230BCPZ-210
Manufacturer:
ALTERA
Quantity:
113
Part Number:
AD9230BCPZ-210
Manufacturer:
ADI
Quantity:
300
Part Number:
AD9230BCPZ-210
Manufacturer:
XILINX
0
Part Number:
AD9230BCPZ-210
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9230BCPZ-250
Manufacturer:
YAGEO
Quantity:
460 000
Part Number:
AD9230BCPZ-250
Manufacturer:
ADI
Quantity:
455
Part Number:
AD9230BCPZ-250
Manufacturer:
XILINX
0
Part Number:
AD9230BCPZ-250
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9230BCPZ11-200
Manufacturer:
ADI/亚德诺
Quantity:
20 000
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
Table 7. Single Data Rate Mode Pin Function Descriptions
Pin No.
30, 32 to 34, 37 to 39,
41 to 43, 46
7, 24, 47
0
8, 23, 48
35
36
40
44
45
31
28
25
26
27
29
49
50
51
52
53
54
55
56
1
2
3
4
Mnemonic
AVDD
DRVDD
AGND
DRGND
VIN+
VIN−
CML
CLK+
CLK−
RBIAS
RESET
SDIO/DCS
SCLK/DFS
CSB
PWDN
DCO−
DCO+
D0−
D0+
D1−
D1+
D2−
D2+
D3−
D3+
D4−
D4+
1
1
DRGND
DRVDD
D3–
D3+
D4–
D4+
D5–
D5+
D6–
D6+
D7–
D7+
D8–
D8+
Description
1.8 V Analog Supply.
1.8 V Digital Output Supply.
Analog Ground.
Digital Output Ground.
Analog Input—True.
Analog Input—Complement.
Common-Mode Output Pin. Enabled through the SPI, this pin provides a reference for the
optimized internal bias voltage for VIN+/VIN−.
Clock Input—True.
Clock Input—Complement.
Set Pin for Chip Bias Current. (Place 1% 10 kΩ resistor terminated to ground.) Nominally 0.5 V.
CMOS-Compatible Chip Reset (Active Low).
Serial Port Interface (SPI®) Data Input/Output (Serial Port Mode); Duty Cycle Stabilizer Select
(External Pin Mode).
Serial Port Interface Clock (Serial Port Mode); Data Format Select Pin (External Pin Mode).
Serial Port Chip Select (Active Low).
Chip Power-Down.
Data Clock Output—Complement.
Data Clock Output—True.
D0 Complement Output Bit (LSB).
D0 True Output Bit (LSB).
D1 Complement Output Bit.
D1 True Output Bit.
D2 Complement Output Bit.
D2 True Output Bit.
D3 Complement Output Bit.
D3 True Output Bit.
D4 Complement Output Bit.
D4 True Output Bit.
10
11
12
13
14
1
2
3
4
5
6
7
8
9
PIN 0 (EXPOSED PADDLE) = AGND
Figure 4. Single Data Rate Mode
PIN 1
INDICATOR
Rev. 0 | Page 9 of 32
(Not to Scale)
AD9230
TOP VIEW
42 AVDD
41 AVDD
40 CML
39 AVDD
38 AVDD
37 AVDD
36 VIN–
35 VIN+
34 AVDD
33 AVDD
32 AVDD
31 RBIAS
30 AVDD
29 PWDN
AD9230

Related parts for AD9230