AD7904 Analog Devices, AD7904 Datasheet - Page 23
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD7904
Manufacturer Part Number
AD7904
Description
4-Channel, 1 MSPS, 8-Bit A/D Converter with Sequencer in 16-Lead TSSOP
Manufacturer
Analog Devices
Datasheet
1.AD7904.pdf
(32 pages)
Specifications of AD7904
Resolution (bits)
8bit
# Chan
4
Sample Rate
1MSPS
Interface
Ser,SPI
Analog Input Type
SE-Uni
Ain Range
Uni (Vref),Uni (Vref) x 2
Adc Architecture
SAR
Pkg Type
SOP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7904BRU
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7904BRUZ
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7904BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7904BRUZ-REEL
Manufacturer:
RONM
Quantity:
10 720
Company:
Part Number:
AD7904BRUZ-REEL7
Manufacturer:
ADI
Quantity:
1 000
DOUT
DOUT
POWERING UP THE AD7904/AD7914/AD7924
When supplies are first applied to the AD7904/AD7914/AD7924,
the ADC may power up in any of the operating modes of the
part. To ensure that the part is placed into the required operating
mode, the user should perform a dummy cycle operation as
shown in Figure 23, Figure 24, and Figure 25.
The dummy conversion operation must be performed to place
the part into the desired mode of operation. To ensure that the
part is in normal mode, this dummy cycle operation can be
performed with the DIN line tied high, that is, the PM1 and
PM0 bits are set to 11 (depending on other required settings in
the control register). However, the minimum power-up time of
1 μs must be allowed from the rising edge of CS , where the
control register is updated, before attempting the first valid
conversion. This power-up time allows for the possibility that
the part was initially powered up in shutdown mode.
If the desired mode of operation is full shutdown, one dummy
cycle is required after supplies are applied. In this dummy cycle,
the user simply sets the power management bits, PM1 and PM0,
to 10 and, upon the rising edge of CS at the end of that serial
transfer, the part enters full shutdown mode.
SCLK
SCLK
DIN
DIN
CS
CS
PART IS IN FULL
SHUTDOWN
CHANNEL IDENTIFIER BITS + CONVERSION RESULT
CONTROL REGISTER IS LOADED ON THE
FIRST 12 CLOCKS, PM1 = 0, PM0 = 1
1
DATA IN TO CONTROL REGISTER
1
CONTROL REGISTER IS LOADED ON THE
FIRST 12 CLOCKS. PM1 = 1, PM0 = 1
DATA IN TO CONTROL REGISTER
PART ENTERS
SHUTDOWN ON CS
RISING EDGE AS
PM1 = 0, PM0 = 1
12
16
PART BEGINS TO POWER UP ON
CS RISING EDGE AS PM1 = PM0 = 1
PART BEGINS
TO POWER
UP ON CS
FALLING EDGE
Figure 22. Auto Shutdown Mode Operation
Figure 21. Full Shutdown Mode Operation
CONTROL REGISTER CONTENTS SHOULD
NOT CHANGE, WRITE BIT = 0
1
14
Rev. B | Page 23 of 32
DUMMY CONVERSION
16
INVALID DATA
t
12
If the desired mode of operation after supplies are applied is
auto shutdown mode, two dummy cycles are required: the first
dummy cycle with DIN tied high, and the second to set the
power management bits, PM1 and PM0, to 01. On the second CS
rising edge after the supplies are applied, the control register
contains the correct information and the part enters auto
shutdown mode as programmed. If power consumption is of
critical concern, then in the first dummy cycle, the user can set
PM1 and PM0 to 10, that is, full shutdown mode, and then place
the part into auto shutdown mode in the second dummy cycle.
For illustration purposes,
high on the first dummy cycle in this case.
Figure 23, Figure 24, and Figure 25 show the required dummy
cycles after supplies are applied for normal mode, full shutdown
mode, and auto shutdown mode, respectively.
12
THE PART IS FULLY POWERED UP
ONCE
1
t
POWER UP
TO KEEP THE PART IN NORMAL MODE, LOAD
PM1 = PM0 = 1 IN CONTROL REGISTER
16
CHANNEL IDENTIFIER BITS + CONVERSION RESULT
PART IS FULLY
POWERED UP
HAS ELAPSED
DATA IN TO CONTROL REGISTER
CHANNEL IDENTIFIER BITS + CONVERSION RESULT
TO KEEP PART IN THIS MODE, LOAD PM1 = 0, PM0 = 1
IN CONTROL REGISTER OR SET WRITE BIT = 0
1
DATA IN TO CONTROL REGISTER
AD7904/AD7914/AD7924
Figure 25
is shown with DIN tied
12
14
PART ENTERS
SHUTDOWN ON CS
RISING EDGE AS
PM1 = 0, PM0 = 1
16
16