AD7478A Analog Devices, AD7478A Datasheet - Page 19

no-image

AD7478A

Manufacturer Part Number
AD7478A
Description
8-Bit, 1 MSPS, Low-Power A/D Converter in SC70 and MSOP Packages
Manufacturer
Analog Devices
Datasheet

Specifications of AD7478A

Resolution (bits)
8bit
# Chan
1
Sample Rate
1.2MSPS
Interface
Ser,SPI
Analog Input Type
SE-Uni
Ain Range
Uni Vdd
Adc Architecture
SAR
Pkg Type
SC70,SOP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7478AAKSZ
Manufacturer:
ADI
Quantity:
146
Part Number:
AD7478AAKSZ
Manufacturer:
ADI
Quantity:
6
Part Number:
AD7478AAKSZ
Quantity:
250
Company:
Part Number:
AD7478AAKSZ-REEL7
Quantity:
1 200
Part Number:
AD7478AARMZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7478ARTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7478ARTZ-500RL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7478ARTZ-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
When power supplies are first applied to the AD7476A/AD7477A/
AD7478A, the ADC can power up in either the power-down or
normal modes. Because of this, it is best to allow a dummy cycle
to elapse to ensure that the part is fully powered up before
attempting a valid conversion. Likewise, if it is intended to keep
the part in the power-down mode while not in use and the user
wishes the part to power up in power-down mode, the dummy
cycle can be used to ensure that the device is in power-down by
executing a cycle such as that shown in Figure 22. Once supplies
are applied to the AD7476A/AD7477A/AD7478A, the power-up
time is the same as that when powering up from the power-down
mode. It takes approximately 1 μs to power up fully if the part
powers up in normal mode. It is not necessary to wait 1 μs before
executing a dummy cycle to ensure the desired mode of operation.
SDATA
SCLK
CS
A
1
SDATA
SCLK
SDATA
THE PART
BEGINS TO
POWER UP
SCLK
CS
CS
INVALID DATA
1
10
1
Figure 21. Entering Power-Down Mode
2
12
Figure 22. Exiting Power-Down Mode
Figure 20. Normal Mode Operation
14
Rev. F | Page 19 of 28
16
VALID DATA
10
Instead, a dummy cycle can occur directly after power is
supplied to the ADC. If the first valid conversion is performed
directly after the dummy conversion, care must be taken to
ensure that an adequate acquisition time has been allowed. As
mentioned earlier, when powering up from the power-down
mode, the part returns to track upon the first SCLK edge
applied after the falling edge of CS . However, when the ADC
initially powers up after supplies are applied, the track-and-hold
is already in track. This means, assuming one has the facility to
monitor the ADC supply current, if the ADC powers up in the
desired mode of operation and thus a dummy cycle is not
required to change the mode, a dummy cycle is not required to
place the track-and-hold into track.
10
THREE-STATE
12
12
AD7476A/AD7477A/AD7478A
1
14
14
THE PART IS FULLY
POWERED UP WITH
V
IN
FULLY ACQUIRED
16
16
AD7476A/AD7477A/AD7478A
VALID DATA
16

Related parts for AD7478A