AD7339 Analog Devices, AD7339 Datasheet - Page 7

no-image

AD7339

Manufacturer Part Number
AD7339
Description
8-Bit I/O Port
Manufacturer
Analog Devices
Datasheet

Specifications of AD7339

Resolution (bits)
8bit
# Chan
1
Sample Rate
2MSPS
Interface
Par
Analog Input Type
SE-Uni
Ain Range
2 V p-p
Adc Architecture
SAR
Pkg Type
QFP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7339BS
Manufacturer:
AD
Quantity:
550
Part Number:
AD7339BS
Manufacturer:
ADI
Quantity:
220
Part Number:
AD7339BS
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7339BSZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Pin Number
Power Supply
33
2
12
36
22
29
21
28
32
34
ADCs
31
27
26–23, 20–17
30
Parallel DACs
45–52
3–10
1
43, 41
REV. 0
Mnemonic
AVDD
DVDD1
DGND1
AGND1
DVDD2
DVDD3
DGND2
DGND3
AGND2
AGND3
AIN
ADCCLK
D0–D7
ADCPDB
DA0–DA7
DB0–DB7
DACCLK
DACA, DACB
SDACPDB
DACPDB
DACCLK
DGND1
DVDD1
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
Function
Analog power supply connection.
Digital power supply for the parallel DACs.
Digital ground connection for the parallel DACs.
Analog ground connection for the parallel DACs.
Digital power supply for the ADC.
Digital power supply for the ADC.
Digital ground connection for the ADC.
Digital ground connection for the ADC.
Analog ground connection for the ADC.
Analog ground connection for the reference.
Analog input to the ADC. The analog input must be appropriately ac coupled.
The AD7339 can accept an analog input of 1 V maximum.
ADC Input Clock, CMOS Logic Input. The analog input is sampled on the rising edge
of ADCCLK. ADCCLK is nominally set to 2.048 MHz.
Digital Output from the ADC. The 8-bit digital word from the ADC is in offset binary.
The digital output uses CMOS logic.
Digital Input. When ADCPDB is low, the ADC is powered down. While in this mode,
ADCCLK should be tied low. The ADC is powered up by taking ADCPDB high.
Digital input to the parallel A DAC. The digital input uses CMOS logic and the word
is presented to the DAC in offset binary format.
Digital input to the parallel B DAC. The digital input uses CMOS logic and the word
is presented to the DAC in offset binary format.
Input clock to the parallel DACs. The digital words in the A and B DAC registers are
loaded into the DACs on the rising edge of DACCLK. DACCLK has a nominal fre-
quency of 2.304 MHz and uses CMOS logic.
Analog outputs from the A and B DACs. Both DACs have an analog output of VREFA/
VREFB
PIN FUNCTION DESCRIPTIONS
10
11
12
13
1
2
3
4
5
6
7
8
9
52 51 50 49 48
14 15 16 17 18 19 20 21 22 23 24 25 26
PIN CONFIGURATION
PIN 1
IDENTIFIER
X volts where VREFA = VREFB = 2.5 V nominal and X = 1.4 V.
(Not to Scale)
TOP VIEW
AD7339
47 46 45 44
–7–
43 42 41 40
39
38
37
36
35
34
33
32
31
30
29
28
27
SDAC1F
SDAC0S
SDAC0F
AGND1
VREF
AGND3
AVDD
AGND
AIN
ADCPDB
DVDD3
DGND3
ADCCLK
2
AD7339

Related parts for AD7339