AD5629R Analog Devices, AD5629R Datasheet
AD5629R
Specifications of AD5629R
Available stocks
Related parts for AD5629R
AD5629R Summary of contents
Page 1
... DACs. All devices are guaranteed monotonic by design. The AD5629R/AD5669R have an on-chip reference with an internal gain of 2. The AD5629R-1/AD5669R-1 have a 1. ppm/°C reference, giving a full-scale output range of 2.5 V. The AD5629R-2/AD5629R-3 and the AD5669R-2/AD5669R-3 have a 2 ppm/°C reference, giving a full-scale output range depending on the option selected ...
Page 2
... REVISION HISTORY 12/10—Rev Rev. A Changes to Features, General Description, and Product Highlights Sections........................................................................... 1 Changes to AD5629R Relative Accuracy Parameter, Reference Output (1.25 V) Reference Input Range Parameter, and Reference Output (2.5 V) Reference Input Range Parameter (Table 1) ...... 3 Changes to Relative Accuracy Parameter, Reference Tempco Parameter (Table 2) .......................................................................... 5 Changes to Output Voltage Settling Time Parameter (Table 3) ...
Page 3
... Rev Page AD5629R/AD5669R unless otherwise noted. MIN MAX Unit Test Conditions/Comments Bits LSB See Figure 6 LSB Guaranteed monotonic by design (see Figure 8) Bits LSB See Figure 5 LSB Guaranteed monotonic by design ...
Page 4
... DD 1 Temperature range is −40°C to +105°C, typical at 25°C. 2 Linearity calculated using a reduced code range of the AD5629R (Code 32 to Code 4064) and the AD5669R (Code 512 to 65,024). Output unloaded. 3 Guaranteed by design and characterization; not production tested. 4 Interface inactive. All DACs active. DAC outputs unloaded. ...
Page 5
... Rev Page AD5629R/AD5669R unless otherwise noted. MIN MAX Unit Conditions/Comments Bits LSB See Figure 6 LSB Guaranteed monotonic by design (see Figure 8) Bits LSB See Figure 5 LSB Guaranteed monotonic by design (see Figure 7) ...
Page 6
... DD 1 Temperature range is −40°C to +105°C, typical at 25°C. 2 Linearity calculated using a reduced code range of the AD5629R (Code 32 to Code 4064) and the AD5669R (Code 512 to 65,024). Output unloaded. 3 Guaranteed by design and characterization; not production tested. 4 Interface inactive. All DACs active. DAC outputs unloaded. ...
Page 7
... SCL signal FCL 300 ns ns LDAC pulse width low ns ns Falling edge of ninth SCL clock pulse of last byte of a valid write to the LDAC falling edge ns ns CLR pulse width low Pulse width of spike suppressed Rev Page AD5629R/AD5669R ...
Page 8
... AD5629R/AD5669R t 2 SCL SDA LDAC* CLR *ASYNCHRONOUS LDAC UPDATE MODE Figure 2. Serial Write Operation Rev Page ...
Page 9
... Exposure to absolute maximum rating conditions for extended periods may affect + 0 device reliability ESD CAUTION − T )/θ J MAX A JA Rev Page AD5629R/AD5669R ...
Page 10
... Analog Output Voltage from DAC E. The output amplifier has rail-to-rail operation. Analog Output Voltage from DAC G. The output amplifier has rail-to-rail operation. The AD5629R/AD5669R have a common pin for reference input and reference output. When using the internal reference, this is the reference output pin. When using an external reference, this is the reference input pin ...
Page 11
... Rev Page AD5629R/AD5669R EXT REF = 25° 500 1000 1500 2000 2500 3000 CODES Figure 8. DNL AD5629R—External Reference V DD INT REF = 2. 25° 10k 20k 30k 40k 50k CODES Figure 9. INL AD5669R-2—Internal Reference V DD INT REF = 2. 25° ...
Page 12
... DD INT REF = 2.5V 0. 25°C A 0.10 0.05 0 –0.05 –0.10 –0.15 –0.20 0 500 1000 1500 2000 2500 CODES Figure 12. DNL AD5629R-2— Internal Reference –2 –4 –6 –8 –10 0 10k 20k 30k 40k CODES Figure 13. INL AD5669R-1—Internal Reference 1.0 0.5 –0.5 – ...
Page 13
... Figure 20. Zero-Code Error and Offset Error vs. Supply Voltage 110 125 0. 25° 5.1 5.5 1.65 Rev Page AD5629R/AD5669R T A OFFSET ERROR ZERO-CODE ERROR 3.1 3.5 3.9 4.3 4.7 5.1 V (V) DD 0.90 0.95 1.00 I WITH EXTERNAL REFERENCE (mA) DD Figure 21. I Histogram with External Reference DD 1.70 1.75 1.80 1.85 I WITH INTERNAL REFERENCE (mA) DD Figure 22 ...
Page 14
... AD5629R/AD5669R 0 25°C A 0.3 0.2 0 3V, INT REF = 1.25V DD 0 –0.1 –0.2 –0 5V, INT REF = 2.5V DD –0.4 –0.5 –10 –8 –6 –4 – SOURCE/SINK CURRENT (mA) Figure 23. Headroom at Rails vs. Source and Sink INT REF = 2.5V FULL SCALE T = 25° 3/4 SCALE 3 MIDSCALE ...
Page 15
... CH3 10.0mV Figure 34. Digital-to-Analog Glitch Impulse (Negative) Rev Page AD5629R/AD5669R EXT REF = 25° OUT –0.0006 –0.0002 0.0002 0.0006 TIME (s) Figure 32. Power-On Reset to Midscale CLK RISING EDGE ...
Page 16
... AD5629R/AD5669R 0.0010 EXT REF = 25°C A 0.0005 0 –0.0005 –0.0010 –0.0015 TIME (µs) Figure 35. Analog Crosstalk 0.0020 0.0015 0.0010 0.0005 0 –0.0005 –0.0010 –0.0015 TIME (µs) Figure 36. DAC-to-DAC Crosstalk 0. 5.5V DD ...
Page 17
... Figure 45. 1.25 V Reference Temperature Coefficient vs. Temperature 2.503 EXT REF = 5V 2.502 2.501 2.500 2.499 2.498 2.497 2.496 2.495 10 Figure 46. 2.5 V Reference Temperature Coefficient vs. Temperature Rev Page AD5629R/AD5669R 5. EXT REF = 25° – ...
Page 18
... AD5629R/AD5669R TERMINOLOGY Relative Accuracy For the DAC, relative accuracy, or integral nonlinearity (INL measure of the maximum deviation in LSBs from a straight line passing through the endpoints of the DAC transfer function. Figure 5, Figure 6, Figure 9, Figure 10, Figure 13, and Figure 14 show plots of typical INL vs. code. ...
Page 19
... Total harmonic distortion is the difference between an ideal sine wave and its attenuated version using the DAC. The sine wave is used as the reference for the DAC, and the THD is a measure of the harmonics present on the DAC output measured in decibels. Rev Page AD5629R/AD5669R ...
Page 20
... INTERNAL REFERENCE V OUT The AD5629R/AD5669R have an on-chip reference with an internal gain of 2. The AD5629R-1/AD5669R-1 have a 1. ppm/°C reference, giving a full-scale output of 2 the AD5629R-2/AD5629R-3/AD5669R-2/AD5629R-3 have a 2 ppm/°C reference, working between a supply from 4 5.5 V giving a full-scale output The on-board reference is off at power-up, allowing the use of an external reference ...
Page 21
... WRITE OPERATION When writing to the AD5629R/AD5669R, the user must begin with a start command followed by an address byte ( 0), after which the DAC acknowledges that it is prepared to receive data by pulling SDA low. The AD5629R/AD5669R require two bytes of data for the DAC and a command byte that controls various DAC functions ...
Page 22
... A3, A2, A1, and A0, (see Table 9 for details). The rest of the bits are the 16-/12-bit data-word. The AD5669R data-word comprises the 16-bit input code (see Figure 52) while the AD5629R data word is comprised of 12- bits followed by four don’t cares (see Figure 53). MULTIPLE BYTE OPERATION Multiple byte operation is supported on the AD5629R/ AD5669R ...
Page 23
... COMMAND DAC ADDRESS COMMAND BYTE POWER-ON RESET The AD5629R/AD5669R contain a power-on reset circuit that controls the output voltage during power-up. The AD5629R/ AD5669R DAC output powers and the AD5669R-3 DAC output powers up to midscale. The output remains powered up at this level until a valid write sequence is made to the DAC ...
Page 24
... LDAC low the value in the DAC register before powering down ( LDAC high). CLEAR CODE REGISTER The AD5629R/AD5669R have a hardware CLR pin that is an asynchronous clear input. The CLR input is falling edge sensitive. Bringing the CLR line low clears the contents of the ...
Page 25
... Don’t cares Power- don’t cares down mode DB19 DB18 DB17 Address bits (A3 to A0)—don’t cares Rev Page AD5629R/AD5669R DB8 DB7 to DB1 PD0 DAC H to DAC B Power-down/power-up channel selection— set bit select DB16 DB15 to DB2 DB1 X X CR1 Don’ ...
Page 26
... The printed circuit board containing the AD5629R/AD5669R should have separate analog and digital sections. If the AD5629R/ AD5669R are in a system where other devices require an AGND-to-DGND connection, the connection should be made Figure 2 ...
Page 27
... SEATING BSC PLANE COPLANARITY 0.10 COMPLIANT TO JEDEC STANDARDS MO-153-AB Figure 56. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters Rev Page AD5629R/AD5669R 16 1 2.70 PAD 2. 0.20 MIN FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET ...
Page 28
... AD5629RBRUZ-2 −40°C to +105°C AD5629RBRUZ-2-RL7 −40°C to +105°C AD5629RACPZ-2-RL7 −40°C to +105°C AD5629RACPZ-3-RL7 −40°C to +105°C AD5629RBCPZ-1-RL7 −40°C to +105°C AD5629RBCPZ-2-RL7 −40°C to +105°C AD5669RARUZ-1 −40°C to +105°C AD5669RARUZ-1-RL7 − ...