AD5726 Analog Devices, AD5726 Datasheet
AD5726
Specifications of AD5726
Available stocks
Related parts for AD5726
AD5726 Summary of contents
Page 1
... The AD5726 uses a serial interface that operates at clock rates MHz and is compatible with DSP and microcontroller interface standards. The asynchronous CLR function clears all DAC registers to a user-selectable zero-scale or midscale output ...
Page 2
... AD5726 TABLE OF CONTENTS Features .............................................................................................. 1 Applications ....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagram .............................................................. 1 Revision History ............................................................................... 2 Specifications ..................................................................................... 3 AC Performance Characteristics ................................................ 5 Timing Characteristics ................................................................ 6 Absolute Maximum Ratings ............................................................ 7 Thermal Resistance ...................................................................... 7 ESD Caution .................................................................................. 7 Pin Configuration and Function Descriptions ............................. 8 Typical Performance Characteristics ............................................. 9 Terminology .................................................................................... 12 REVISION HISTORY 6/08—Rev Rev. B Added 20-Lead SSOP ......................................................... Universal Changes to Features Section ...
Page 3
... V. DD Rev Page kΩ. All specifications T LOAD MIN = −5 V, outputs unloaded − − − − − p-p REFP = − DGND DGND AD5726 unless MAX = ...
Page 4
... AD5726 AV = +15 V ± 5 −15 V ± 5 Table 2. Parameter ACCURACY Resolution Relative Accuracy (INL) Differential Nonlinearity (DNL) Linearity Matching Zero-Scale Error Full-Scale Error Zero-Scale Temperature Coefficient 2 2 Full-Scale Temperature Coefficient REFERENCE INPUT V REFP 3 Reference Input Range Input Current V REFN 3 Reference Input Range ...
Page 5
... −2 REFP REFN Test Conditions/Comments To 0.01%, ±10 V voltage swing To 0.01%, ±2.5 V voltage swing 10% to 90%, ±10 V voltage swing 10% to 90%, ±2.5 V voltage swing −10 V REFP REFN Code transition = 0x7FF to 0x800 and vice versa AD5726 ...
Page 6
... AD5726 TIMING CHARACTERISTICS − − GND = 200 pF. All specifications MIN Table 4. Parameter Limit CSS t 13 CSH t 20 LD1 t 20 LD2 t 20 LDW ...
Page 7
... JA soldered in a circuit board for surface-mount packages. Table 6. Package Type 16-Lead SSOP 16-Lead SOIC − 20-Lead SSOP SS ESD CAUTION Rev Page AD5726 θ θ Unit JA JC 151 28 °C/W 124.9 42.9 °C/W 126 46 ° ...
Page 8
... If low, the registers are set to zero (0x000). Rev Page CLRSEL CLR 2 19 OUTD V LDAC 3 18 OUTC AD5726 REFN TOP VIEW (Not to Scale REFP V SCLK 8 13 OUTB ...
Page 9
... A 0.4 0.2 0 –0.2 –0.4 –0.6 –0.8 –1 (V) REFP Figure 11. Maximum INL Error vs REFN T = 25°C A 0.3 0.2 0.1 0 –0.1 –0.2 –0.3 –0.4 1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4 V (V) REFP Figure 12. Maximum INL Error vs. V AD5726 2.6 2.8 3.0 REFP REFP 2.6 2.8 3.0 REFP ...
Page 10
... AD5726 +15V –15V SS –0 +10V REFP V = –10V REFN 2kΩ LOAD –0.2 DAC D –0.3 –0.4 DAC B –0.5 –0.6 DAC A –0.7 –40 – TEMPERATURE (°C) Figure 13. Full-Scale Error vs. Temperature 0 +15V DD = –15V +10V REFP V = –10V REFN 2kΩ LOAD 0.3 0.2 0.1 DAC D 0 – ...
Page 11
... Rev Page AD5726 = +15V = –15V = +10V = –10V 0 LOAD RESISTANCE (kΩ) Figure 22. Output Swing vs. Load Resistance 0x800 → 0x7FF (±15V SUPPLY) 0x7FF → 0x800 (±15V SUPPLY) 0x800 → 0x7FF (±5V SUPPLY) 0x7FF → 0x800 (±5V SUPPLY) ...
Page 12
... A typical DNL vs. code plot is shown in Figure 8. Monotonicity A DAC is monotonic if the output either increases or remains constant for increasing digital input code. The AD5726 is monotonic over its full operating temperature range. Full-Scale Error Full-scale error is a measure of the output error when full-scale code is loaded to the DAC register ...
Page 13
... DAC. It operates from single-supply voltages + dual-supply voltages of ± ±15 V. The four outputs are buffered and capable of driving a 2 kΩ load. Data is written to the AD5726 in a 16-bit word format via a 3-wire serial interface. DAC ARCHITECTURE Each of the four DACs is a voltage switched, high impedance (50 kΩ ...
Page 14
... When asserted, the LDAC pin is an asynchronous, active low, digital input that transfers the contents of the input register to the internal data bus, updating the addressed DAC output. New data must not be programmed to the AD5726 while the LDAC pin is low. CLR and CLRSEL The CLR control allows the user to perform an asynchronous clear function ...
Page 15
... REFP 0.1µF║10µF AD5726 0.1µF║10µF V REFN AV SS –15V Figure 27 shows the AD5726 configured for − opera- tion. An output that is connected directly to V Rev Page AD688 of 0.6 V and a maximum current of BE +15V +15V IN ...
Page 16
... Isocouplers provide voltage isolation in excess of 2.5 kV. The serial loading structure of the AD5726 makes it ideal for isolated interfaces because the number of interface lines is kept to a minimum. Figure 29 shows a 4-channel isolated interface connected to the AD5726 using an ADuM1400 ...
Page 17
... Figure 33 shows how the AD5726 can be interfaced to the Analog Devices Blackfin DSP. The Blackfin processor has an integrated SPI port that can be connected directly to the SPI pins of the AD5726. It also has programmable I/O pins that can be used to set the state of a digital input such as the LDAC pin. ADSP-BF531 ...
Page 18
... AD5726 OUTLINE DIMENSIONS 20 1 2.00 MAX 0.05 MIN COPLANARITY 0.65 BSC 0.10 2.00 MAX 0.05 MIN COPLANARITY 0.10 7.50 7.20 6.90 11 5.60 5.30 8.20 5.00 7.80 7.40 10 1.85 1.75 1.65 0.38 SEATING 0.22 PLANE COMPLIANT TO JEDEC STANDARDS MO-150-AE Figure 34. 20-Lead Shrink Small Outline Package [SSOP] (RS-20) Dimensions shown in millimeters 6.50 6.20 5. 5.60 5.30 8.20 5.00 7.80 7. 1.85 1.75 1.65 8° 0.38 SEATING 4° 0.22 PLANE 0° 0.65 BSC COMPLIANT TO JEDEC STANDARDS MO-150-AC Figure 35. 16-Lead Shrink Small Outline Package [SSOP] ...
Page 19
... AD5726YRSZ-1500RL7 −40°C to +125°C 1 AD5726YRSZ-500RL7 −40°C to +125°C AD5726YRSZ-REEL 1 −40°C to +125°C 1 AD5726YRWZ-REEL −40°C to +125°C 1 AD5726YRWZ-REEL7 −40°C to +125° RoHS Compliant Part. 10.50 (0.4134) 10.10 (0.3976 7.60 (0.2992) 7.40 (0.2913) 1 10.65 (0.4193) 8 10.00 (0.3937) 1.27 (0.0500) BSC 2 ...
Page 20
... AD5726 NOTES ©2007–2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06469-0-6/08(B) Rev Page ...