AD7394 Analog Devices, AD7394 Datasheet

no-image

AD7394

Manufacturer Part Number
AD7394
Description
+3/+5V Dual, Serial-Input 12-Bit DAC
Manufacturer
Analog Devices
Datasheet

Specifications of AD7394

Resolution (bits)
12bit
Dac Update Rate
17kSPS
Dac Settling Time
60µs
Max Pos Supply (v)
+5.5V
Single-supply
Yes
Dac Type
Voltage Out
Dac Input Format
Ser

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7394A
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7394A150
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7394AR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7394ARZ
Manufacturer:
PANASONIC
Quantity:
560
Part Number:
AD7394ARZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7394ARZ-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
FEATURES
Micropower: 100 μA/DAC
0.1 μA typical power shutdown
Single-supply 2.7 V to 5.5 V operation
12-bit resolution
Serial interface with Schmitt trigger inputs
APPLICATIONS
Automotive output span voltage
Portable communications
Digitally controlled calibration
PC peripherals
GENERAL DESCRIPTION
The AD7394 is dual, 12-bit, voltage output digital-to-analog
converter designed to operate from a single 3 V supply. Built
using a CBCMOS process, this monolithic DAC offers the
user low cost and ease-of-use in a single-supply 3 V system.
Operation is guaranteed over the supply voltage range of 2.7 V
to 5.5 V making this device ideal for battery-operated
applications.
The full-scale output voltage is determined by the applied
external reference input voltage, V
input to V
to the positive supply, V
A doubled-buffered serial data interface offers high speed,
microcontroller compatible inputs using the serial-data-in
(SDI), clock (CLK), and load strobe ( LDA and LDB ) pins.
A chip-select ( CS ) pin simplifies the connection of multiple
DAC packages by enabling the clock input when active low.
Additionally, an RS input sets the output to zero scale or to 1/2
scale based on the logic level applied to the MSB pin. The power
shutdown pin, SHDN , reduces power dissipation to nanoamp
current levels. All digital inputs contain Schmitt-triggered logic
levels to minimize power dissipation and prevent false
triggering on the clock input.
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
OUT
outputs allows for a full-scale voltage set equal
DD
, or any value in between.
REF
. The rail-to-rail V
REF
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
The AD7394 is specified over the extended industrial (−40°C
to +85°C) temperature range and is available in a low profile
1.75 mm height SOIC surface mount package.
(DATA)
CLK
LDA
LDB
SDI
CS
–0.2
–0.4
–0.6
–0.8
–1.0
1.0
0.8
0.6
0.4
0.2
0
0
EN
REGISTER
T
SUPERIMPOSED
FUNCTIONAL BLOCK DIAGRAM
Figure 2. Differential Nonlinearity Error vs. Code
SHIFT
A
V
V
= –55°C, +25°C, +85°C
Serial Input 12-Bit DAC
500
DD
REF
DGND
= 3V
©1998–2010 Analog Devices, Inc. All rights reserved.
= 2.5V
1000
12
REGISTER
D
D
REGISTER
DAC B
MSB
DAC A
1500
P R
P R
CODE (Decimal)
Figure 1.
+3 V/+5 V, Dual,
V
DD
2000
RS
V
REF
2500
DAC A
DAC B
AD7394
3000
AGND
OP AMP
OP AMP
AD7394
www.analog.com
A
B
3500
SHDN
4000
V
V
OUTA
OUTB

Related parts for AD7394

AD7394 Summary of contents

Page 1

... Serial Input 12-Bit DAC FUNCTIONAL BLOCK DIAGRAM CS EN CLK SDI (DATA) SHIFT REGISTER LDA LDB DGND The AD7394 is specified over the extended industrial (−40°C to +85°C) temperature range and is available in a low profile 1.75 mm height SOIC surface mount package 2.5V REF 0.6 ...

Page 2

... AD7394 TABLE OF CONTENTS Features .............................................................................................. 1 Applications ....................................................................................... 1 Functional Block Diagram .............................................................. 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Specifications ..................................................................................... 3 AD7394 Electrical Characteristics ............................................. 3 Absolute Maximum Ratings ............................................................ 7 ESD Caution .................................................................................. 7 Pin Configuration and Function Descriptions ............................. 8 Typical Performance Characteristics ............................................. 9 Theory of Operation ...................................................................... 12 REVISION HISTORY 1/10—Rev Rev. A Updated Format .................................................................. Universal Removed AD7395 ............................................................... Universal Updated Outline Dimensions ...

Page 3

... SPECIFICATIONS AD7394 ELECTRICAL CHARACTERISTICS @ V = 2.5 V, −40°C < T < +85°C, unless otherwise noted. REF IN A Table 1. Parameter STATIC PERFORMANCE 1 Resolution 2 Relative Accuracy 2 Differential Nonlinearity Zero-Scale Error Full-Scale Voltage Error 3 Full-Scale Tempco REFERENCE INPUT V Range REF IN Input Resistance 3 Input Capacitance ANALOG OUTPUT ...

Page 4

... Parameter SUPPLY CHARACTERISTICS Power Supply Range Shutdown Supply Current Positive Supply Current Power Dissipation Power Supply Sensitivity 1 One LSB = V /4096 V for the 12-bit AD7394. REF 2 The first two codes (000 , 001 ) are excluded from the linearity error measurement These parameters are guaranteed by design and not subject to production testing. ...

Page 5

... LDA, LDB LD1 SDI CLK LDA, LDB OUT ZS SHDN I D11 D10 CSS LDW Figure 3. DD Figure 4. Rev Page CSH t LD2 t CLRW ±1 LSB ERROR BAND t SDR AD7394 ...

Page 6

... X ↑+ positive logic transition; ↓− negative logic transition; X don’t care not clock in serial data while level sensitive inputs LDA or LDB are logic low. 2 Table 3. AD7394 Serial Input Register Data Format, Data Is Loaded in MSB-First Format MSB B11 B10 B9 D11 ...

Page 7

... maximum rating conditions for extended periods may affect –0 0.3 V device reliability max – T )/θ ESD CAUTION 158°C/W 150°C −40°C to +85°C −65°C to +150°C 215°C Rev Page AD7394 ...

Page 8

... DAC register controls the DAC output Positive Power Supply Input. Specified range of operation DAC B Voltage Output. OUTB AGND OUTB OUTA DD AD7394 V 3 SHDN 12 REF DGND MSB 4 11 TOP VIEW (Not to Scale) CS LDB 5 10 CLK ...

Page 9

... V (V) REF Figure 9. Full-Scale Error vs. V REF REF 100 1k 10k FREQUENCY (Hz) Figure 10. Output Noise Density vs. Frequency 0.5 1.0 1.5 2.0 V (V) IN Figure 11. Supply Current vs. Logic Input Voltage AD7394 T = 25°C A 4.5 5 2.5V = +25°C 100k 2.5 3.0 ...

Page 10

... AD7394 5.0 4.5 4.0 3.5 V FROM LOW TO HIGH LOGIC 3.0 2.5 2.0 V FROM HIGH TO LOW 1.5 LOGIC 1 (V) DD Figure 12. Logic Threshold vs. Supply Voltage 1800 2.7V, CODE = 555 DD H 1600 2.7V, CODE = 3FF 5.5V, CODE = 155 DD H 1400 5.5V, CODE = 3FF DD H 1200 1000 800 600 400 ...

Page 11

... TIME (2µs/DIV) Figure 17. Midscale Transition Performance 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0 –2 – OUT TO 7FF H H Rev Page CODE = FFF H CODE = 000 H 100 200 300 400 500 HOURS OF OPERATION (150°C) Figure 18. Long-Term Drift Accelerated by Burn-In AD7394 600 ...

Page 12

... D = REF V OUT N 2 where the decimal data word loaded into the DAC register the number of bits of DAC resolution. For the 12-bit AD7394 operating from a 5.0 V reference Equation 1 becomes: × OUT 4096 Using Equation 3 the AD7394 provides a nominal midscale voltage of 2.50 V for D = 2048, and a full-scale output of 4.998 V. The LSB step size is = 5.0 × ...

Page 13

... V CMOS logic input-voltage level while operating the AD7394 power supply. If this mode of interface is used, make sure that the V of the 5 V CMOS meets the V AD7394 operating See Figure 12 for a graph of digital logic input threshold vs. operating V 0.1µF 10µF ...

Page 14

... X D11 D11 to D0: 12-bit AD7394 DAC data don’t care; the MSB of byte 1 is the first bit that is loaded into the SDI input CLK SDI SHIFT REGISTER RESET (RS) PIN Forcing the asynchronous RS pin low sets the DAC register to all zeros, or midscale, depending on the logic level applied to the MSB pin ...

Page 15

... SHDN pin to the V DD disabling this function. UNIPOLAR OUTPUT OPERATION This is the basic mode of operation for the AD7394. As shown in Figure 23, the AD7394 has been designed to drive loads as low as 5 kΩ in parallel with 100 pF. The code table for this operation is shown in Table 7. ...

Page 16

... AD7394ARZ-REEL7 12 −40°C to +85°C 1 The AD7394 contains 709 transistors. The die size measures 70 mil × 99 mil RoHS Compliant Part. ©1998–2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. ...

Related keywords