AD9708 Analog Devices, AD9708 Datasheet
AD9708
Specifications of AD9708
Available stocks
Related parts for AD9708
AD9708 Summary of contents
Page 1
... The AD9708 contains a 1.2 V on-chip reference and reference control amplifier, which allows the full-scale output current to be simply set by a single resistor. The AD9708 can be driven by a variety of external reference voltages. The AD9708’s full-scale current can be adjusted over range without any degradation in dynamic performance ...
Page 2
... AD9708–SPECIFICATIONS DC SPECIFICATIONS ( MIN Parameter RESOLUTION MONOTONICITY 1 DC ACCURACY Integral Linearity Error (INL) Differential Nonlinearity (DNL) ANALOG OUTPUT Offset Error Gain Error (Without Internal Reference) Gain Error (With Internal Reference) 2 Full-Scale Output Current Output Compliance Range Output Resistance Output Capacitance ...
Page 3
... OUTFS Typ Max 1.3 0 0.9 +10 +10 5 0.1% AD9708 Doubly Units MSPS pA dBc dBc dBc dBc dBc dBc dBc dBc dBc dBc Units V V ...
Page 4
... ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9708 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality ...
Page 5
... FS ADJ ARRAY DVDD SEGMENTED DCOM SWITCHES CLOCK LATCHES SLEEP DIGITAL DATA CLOCK OUTPUT TEKTRONIX AWG-2021 Figure 2. Basic AC Characterization Test Setup –5– AD9708 COMP2 0.1 F IOUTA TO HP3589A IOUTB SPECTRUM/ NETWORK ANALYZER 50 20pF 50 INPUT 20pF 50 * AWG2021 CLOCK RETIMED SUCH THAT DIGITAL DATA TRANSITIONS ON FALLING EDGE ...
Page 6
... AD9708 Typical AC Characterization Curves Single-Ended Output mA, T OUTA OUTFS A 70 THD @ 50MSPS THD @ 10MSPS 65 THD @ 100MSPS SINAD @ 10MSPS SINAD @ 50MSPS 45 SINAD @ 100MSPS 40 0 100 FREQUENCY – MHz Figure 3. SINAD/THD vs. f (AVDD OUT and DVDD = 5 THD @ 10MSPS 65 THD @ 100MSPS ...
Page 7
... FUNCTIONAL DESCRIPTION Figure 12 shows a simplified block diagram of the AD9708. The AD9708 consists of a large PMOS current source array capable of providing total current. The array is divided into 31 equal currents that make up the five most significant bits (MSBs). The remaining 3 LSBs are also implemented with equally weighted current sources whose sum total equals 7/8th of an MSB current source ...
Page 8
... A and 625 A. The wide adjustment span of REF I provides several application benefits. The first benefit OUTFS relates directly to the power dissipation of the AD9708, which is proportional to I (refer to the POWER DISSIPATION OUTFS section). The second benefit relates to the 20 dB adjustment, which is useful for system gain control purposes. ...
Page 9
... TTL drivers. A DVDD 3.3 V will typically ensure upper compatibility of most TTL logic families. OUTFS Since the AD9708 is capable of being updated up to 125 MSPS, the quality of the clock and data input signals are important in achieving the optimum performance. The drivers of the digital ...
Page 10
... Proper RF techniques must be used in device selection placement and routing and supply bypassing and grounding. The evaluation board for the AD9708, which uses a four layer PC board, serves as a good example for the above mentioned considerations. The evaluation board provides an illustration of the recommended printed circuit board ground, power and signal plane layouts ...
Page 11
... The differential circuit shown in Figure 25 provides the neces- sary level-shifting required in a single supply system. In this case, AVDD, which is the positive analog supply for both the AD9708 and the op amp, is also used to level-shift the differ- and ential output of the AD9762 to midsupply (i.e., AVDD/2). ...
Page 12
... AD9708 Figure 26. Evaluation Board Schematic –12– REV. B ...
Page 13
... REV. B Figure 27. Silkscreen Layer—Top Figure 28. Component Side PCB Layout (Layer 1) –13– AD9708 ...
Page 14
... AD9708 Figure 29. Ground Plane PCB Layout (Layer 2) Figure 30. Power Plane PCB Layout (Layer 3) –14– REV. B ...
Page 15
... REV. B Figure 31. Solder Side PCB Layout (Layer 4) Figure 32. Silkscreen Layer—Bottom –15– AD9708 ...
Page 16
... AD9708 PIN 1 0.0118 (0.30) 0.0040 (0.10) 0.006 (0.15) 0.002 (0.05) SEATING PLANE OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 28-Lead, 300 Mil SOIC (R-28) 0.7125 (18.10) 0.6969 (17.70 0.2992 (7.60) 0.2914 (7.40) 0.4193 (10.65 0.3937 (10.00) 0.1043 (2.65) 0.0926 (2.35) 0.0500 0.0192 (0.49) SEATING 0.0125 (0.32) PLANE (1.27) 0.0138 (0.35) 0.0091 (0.23) BSC 28-Lead TSSOP (RU-28) 0.386 (9.80) 0.378 (9.60 ...