AD7804 Analog Devices, AD7804 Datasheet

no-image

AD7804

Manufacturer Part Number
AD7804
Description
+3.3 V to +5 V Quad/Octal 10-Bit DAC
Manufacturer
Analog Devices
Datasheet

Specifications of AD7804

Resolution (bits)
10bit
Dac Update Rate
667kSPS
Dac Settling Time
1.5µs
Max Pos Supply (v)
+5.5V
Single-supply
Yes
Dac Type
Voltage Out
Dac Input Format
Ser

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7804BN
Manufacturer:
MOTOROLA
Quantity:
15
Part Number:
AD7804BNZ
Manufacturer:
TI
Quantity:
6 217
Part Number:
AD7804BR
Manufacturer:
AD
Quantity:
1
Part Number:
AD7804BR
Manufacturer:
VPT
Quantity:
4
Part Number:
AD7804BR
Manufacturer:
AD
Quantity:
757
Part Number:
AD7804BR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7804BR
Quantity:
225
Part Number:
AD7804BRZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7804BRZ-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
a
GENERAL DESCRIPTION
The AD7804/AD7808 are quad/octal 10-bit digital-to-analog
converters, with serial load capabilities, while the AD7805/AD7809
are quad/octal 10-bit digital-to-analog converters with parallel
load capabilities. These parts operate from a +3.3 V to +5 V
( 10%) power supply and incorporates an on-chip reference.
These DACs provide output signals in the form of V
V
include a system control register and channel control registers.
The system control register has control over all DACs in the
package. The channel control registers allow individual control
of DACs. The complete transfer function of each individual
DAC can be shifted around the V
Sub DAC. All DACs contain double buffered data inputs,
which allow all analog outputs to be simultaneously updated
using the asynchronous LDAC input.
Control Features
Hardware Clear
System Control
Power Down
System Standby
System Clear
Input Coding
Channel Control
Channel Standby
Channel Clear
V
NOTES
1
2
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
Power-down function powers down all internal circuitry including the reference.
Standby functions power down all circuitry except for the reference.
BIAS
SWING
FEATURES
Four 10-Bit DACs in One Package
Serial and Parallel Loading Facilities Available
+3.3 V to +5 V Operation
Power-Down Mode
Power-On Reset
Standby Mode (All DACs/Individual DACs)
Low Power All CMOS Construction
10-Bit Resolution
Double Buffered DAC Registers
Dual External Reference Capability
APPLICATIONS
Optical Disk Drives
Instrumentation and Communication Systems
Process Control and Voltage Setpoint Control
Trim Potentiometer Replacement
Automatic Calibration
AD7804 Quad 10-Bit Serial Loading
AD7805 Quad 10-Bit Parallel Loading
AD7808 Octal 10-Bit Serial Loading
AD7809 Octal 10-Bit Parallel Loading
is derived internally from V
1
2
2
Channels Controlled
All
All
All
All
All
Selective
Selective
Selective
BIAS
BIAS
. On-chip control registers
point using an on-chip
Main DAC
BIAS
+3.3 V to +5 V Quad/Octal 10-Bit DACs
Sub DAC
V
SWING
AD7804/AD7805/AD7808/AD7809
.
Index on Page 26.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
Fax: 781/326-8703
REFOUT
REFOUT
CLKIN
REFIN
COMP
REFIN
COMP
SDIN
FSIN
PD**
PD**
WR
CS
**ONLY AD7804 SHOWN FOR CLARITY
**SHOWS ADDITIONAL CHANNELS ON THE AD7808
**PIN ON THE AD7808 ONLY
**ONLY AD7805 SHOWN FOR CLARITY
**SHOWS ADDITIONAL CHANNELS ON THE AD7809
**PIN ON THE AD7809 ONLY
FUNCTIONAL BLOCK DIAGRAMS
MODE A0
CONTROL REG
CONTROL REG
CONTROL
SYSTEM
SYSTEM
LOGIC
CONTROL REG
CONTROL REG
CONTROL REG
CONTROL REG
CONTROL REG
CONTROL REG
CONTROL REG
CONTROL REG
CHANNEL A
1.23V REF
CHANNEL D
CHANNEL C
CHANNEL B
CHANNEL C
CHANNEL B
CHANNEL A
1.23V REF
CHANNEL D
DIVIDER
DIVIDER
A1
AV
AV
World Wide Web Site: http://www.analog.com
DD
DD
A2**
CONTROL LOGIC
INPUT SHIFT
REGISTER &
DB9 DB2
AV
AV
REGISTER
INPUT
DD
DD
POWER ON
POWER ON
DV
RESET
DV
RESET
REGISTER
REGISTER
REGISTER
REGISTER
REGISTER
REGISTER
REGISTER
REGISTER
DD
DD
DB1 DB0
DATA
DATA
DATA
DATA
DATA
DATA
DATA
DATA
MUX
MUX
MUX
MUX
MUX
MUX
MUX
MUX
AGND DGND
AGND DGND
V
V
V
V
V
V
V
V
BIAS
BIAS
BIAS
BIAS
BIAS
BIAS
BIAS
BIAS
AD7804/
AD7808
AD7805/
AD7809
© Analog Devices, Inc., 1998
CLR
CLR
REGISTER
REGISTER
REGISTER
REGISTER
REGISTER
REGISTER
REGISTER
REGISTER
DAC D
DAC B
DAC D
DAC C
DAC C
DAC A
DAC B
DAC A
DAC
DAC
DAC
DAC
DAC
DAC
DAC
DAC
LDAC
LDAC
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
H*
D
H*
G*
F*
E*
D
C
B
A
G*
F*
E*
C
B
A

Related parts for AD7804

AD7804 Summary of contents

Page 1

... Process Control and Voltage Setpoint Control Trim Potentiometer Replacement Automatic Calibration GENERAL DESCRIPTION The AD7804/AD7808 are quad/octal 10-bit digital-to-analog converters, with serial load capabilities, while the AD7805/AD7809 are quad/octal 10-bit digital-to-analog converters with parallel load capabilities. These parts operate from a +3 10%) power supply and incorporates an on-chip reference ...

Page 2

... AD7804/AD7805/AD7808/AD7809 AD7804/AD7805–SPECIFICATIONS Reference = Internal Reference 100 pF Parameter B Grade STATIC PERFORMANCE MAIN DAC Resolution 10 Relative Accuracy Gain Error 2 Bias Offset Error –80/+40 3 –V Zero-Scale Error Monotonicity 9 Minimum Load Resistance 2 SUB DAC Resolution 8 Differential Nonlinearity OUTPUT CHARACTERISTICS 3 Output Voltage Range V V Voltage Output Settling Time to 10 Bits ...

Page 3

... Temperature range is – + Can be minimized using the Sub DAC the center of the output voltage swing and can be V BIAS Specifications subject to change without notice. REV. A AD7804/AD7805/AD7808/AD7809 (AV and GND. Sub DAC at Midscale. All specifications ...

Page 4

... DB0 Figure 1. Timing Diagram for AD7804 and AD7808 –4– 10 10%; AGND = DGND = 0 V; Reference = Description CLKIN Cycle Time CLKIN High Time CLKIN Low Time FSIN Setup Time Data Setup Time Data Hold Time LDAC Hold Time ...

Page 5

... DATA 1 LDAC 2 LDAC CLR 1 TIMING REQUIREMENTS FOR SYNCHRONOUS LDAC UPDATE OR LDAC MAY BE TIED PERMANENTLY LOW IF REQUIRED. 2 TIMING REQUIREMENTS FOR ASYNCHRONOUS LDAC UPDATE. Figure 2. Timing Diagram for AD7805/AD7809 Parallel Write REV. A AD7804/AD7805/AD7808/AD7809 3 unless otherwise noted.) MIN MAX , T MIN MAX ...

Page 6

... OUT Input Current to Any Pin Except Supplies Operating Temperature Range AD7804/AD7805 Commercial Plastic (B, C Versions – +85 C AD7808/AD7809 Commercial Plastic (B, C Versions – +85 C Storage Temperature Range . . . . . . . . . . . . – +150 C Junction Temperature ...

Page 7

... SDIN 7 DGND 8 REV. A AD7804/AD7808 PIN FUNCTION DESCRIPTION Description Ground reference point for analog circuitry. Analog output voltage from the DACs. Reference Output. This is a bandgap reference and is typically 1.23 V. Active low input used to put the part into low power mode reducing current consumption ...

Page 8

... AD7804/AD7805/AD7808/AD7809 AD7805 AD7809 Pin No. Pin No. Mnemonic 1, 11, 13 39, 40 AGND OUT OUT 4 43 REFOUT 5–10 DB9–DB2 12, 13 10, 15, 23 19, 20 24, 26 DB1, DB0 OUT OUT LDAC DGND ...

Page 9

... Figure 1. Two mode bits (MD1 and MD0) which are DB13 and DB14 of the serial word written to the AD7804/AD7808 are used to deter- mine whether writing is to the DAC data registers or the control registers of the device. These parts contain a system control ...

Page 10

... DB15 (MSB) X MD0 = 1 MD1 = 0 A2 Don’t Care *Applicable to the AD7808 Only, and Are Don’t Care Conditions when Operating the AD7804 . Figure 5. AD7804/AD7808 Channel Control Register Loading Sequence DB15 (MSB) MAIN/SUB MD0 = X MD1 = 1 A2 Don’t Care *Applicable to the AD7808 Only, and Are Don’t Care Conditions when Operating the AD7804 . ...

Page 11

... Bits A2, A1 and A0 in the input registers are used to address a specific DAC. Table IIa shows the selection table for the DACs of the AD7804. Table IIb shows the selection table for the DACs of the AD7808. Table IIa. DAC Selection Table for the AD7804 ...

Page 12

... DAC and the final 10 bits contain the data. To write half scale to channel A Sub DAC, then A200 should be written to the input register. The flowchart in Figure 10 shows in graphic form the steps required in communicating with the AD7804/AD7808. MX0 0 0 Figure 10. Flowchart for Controlling the DAC Following ...

Page 13

... The external mode pin must be taken high to allow data to be written to the DAC data registers. Figure 14 shows the bit allo- cations when 10-bit parallel operation is selected in the system control register. REV. A AD7804/AD7805/AD7808/AD7809 DB9 /16. BIAS DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 X = Don’ ...

Page 14

... AD7804/AD7805/AD7808/AD7809 Table IVb. AD7809 DAC Data/Control Register Selection Table MODE ...

Page 15

... Main DAC, and when high, writing is to the Sub DAC data register. In the 8+2 mode the channel con- trol register does not have to be accessed to switch between writing to the Main and Sub DACs as in the 10-bit parallel REV. A AD7804/AD7805/AD7808/AD7809 WRITE TO CHANNEL CONTROL REGISTER WRITE TO MAIN DAC DATA REGISTER ...

Page 16

... WR, an automatic or synchronous update will take place. LDAC input can be tied permanently low or have timing similar to that of the data inputs to operate in the synchronous mode. If LDAC is high during the sample period, the AD7804/AD7805/ AD7808/AD7809 assumes an asynchronous update. When in the asynchronous mode, an LDAC setup time has to be allowed following the sixteenth falling clock edge or the rising edge of WR before the LDAC can be activated ...

Page 17

... NA ranges from –512 to +511 and NB ranges from –128 to +127. Figure 28 shows a pictorial view of the transfer function for any DAC. REV. A AD7804/AD7805/AD7808/AD7809 Configuring the AD7805/AD7809 for Twos Complement Coding Figure 24 shows a typical configuration for the AD7805/AD7809. The circuit can be used for either 3 operation and uses the internal V lel interfacing is used ...

Page 18

... AD7804/AD7805/AD7808/AD7809 Table VI and Figure 22 show the analog outputs available for the above configuration. The following is the procedure re- quired if the complete transfer function needs to be offset around the V point. Table VII and Figure 23 show the ana- BIAS log output variations available from the Sub DAC. ...

Page 19

... F 1/256 127/256 SERIAL INTERFACE DV DD Figure 27. Typical Configuration for AD7804/AD7808 Using an AD589 1.23 V Reference for the AD7804/AD7808 System Control Register Serial Write: Write 0060 Hex Mode bits select system control register Channel Control Register Serial Write Write 4210 Hex Main DAC Data Register Serial Write: ...

Page 20

... The external REFIN pin should also be shielded with analog ground from the digital pins located next to it. The same precautions should be taken with the reference pins on the AD7804/AD7808 to reduce the risk of noise pickup and feedthrough. Reference Settling Time With the REFOUT on the AD7804/AD7805/AD7808/AD7809 decoupled with a 0 ...

Page 21

... Typical Performance Characteristics–AD7804/AD7805/AD7808/AD7809 0.150000 MAIN DAC = ZERO SCALE SUB DAC = MID SCALE 0.125000 BIAS + 0.100000 V = 5.5V DD 0.075000 0.050000 DD 0.025000 SOURCE CURRENT SINK CURRENT 0.000000 –0.5 –0.4 –0.3 –0.2 –0.1 0.0 CURRENT – mA Figure 29. Sink and Source Current with Zero Scale Loaded to DAC ...

Page 22

... Data is trans- mitted MSB first. In order to load data to the AD7804/AD7808, PC7 is left low after the first eight bits are transferred and a second serial write operation is performed to the DAC and then PC7 is taken high at the end of this procedure ...

Page 23

... D0 **ADDITIONAL PINS OMITTED FOR CLARITY **A2 CONTAINED ON THE AD7809 ONLY Figure 39. AD7805/AD7809–TMS32020 Interface REV. A AD7804/AD7805/AD7808/AD7809 Again fast interface timing allows the AD7805/AD7809 inter- face directly to the processor. Data is loaded to the AD7805/ AD7809 input latch using the following instruction: OUT DAC, D. DAC = Decoded DAC Address. ...

Page 24

... AD7804/AD7808 from the controller. This can easily be achieved by using opto-isolators which will provide isolation in excess of 3 kV. The serial loading structure of the AD7804/ AD7808 makes it ideally suited for use in opto-isolated appli- cations. Figure 41 shows an opto-isolated interface to the AD7804/AD7808 where SDIN, CLKIN and FSIN are driven from optocouplers ...

Page 25

... Dual External Reference Input Capability It is possible to operate the AD7804/AD7805/AD7808/AD7809 with two externally applied references. Figure 45 shows the connections for the AD7804. Reference one, the AD589, is connected to the REFIN pin of the part; the second reference, the AD780, is used to overdrive the internal VDD/2 reference which is provided at the COMP pin of the device ...

Page 26

... AD7804/AD7805/AD7808/AD7809 PAGE INDEX (AD7804/AD7808 SERIAL INTERFACE PART) Topic Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2, 3 Timing Information Timing Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . 6 Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Pin Function Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Terminology Relative Accuracy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Differential Nonlinearity . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Bias Offset Error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Gain Error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Zero-Scale Error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Digital-to-Analog Glitch Impulse ...

Page 27

... AD7804/AD7805/AD7808/AD7809 Plastic DIP (N-16) 0.840 (21.33) 0.745 (18.93 0.280 (7.11) 0.240 (6.10 0.060 (1.52) PIN 1 0.015 (0.38) MAX 0.130 (3.30) MIN 0.100 0.070 (1.77) SEATING 0.022 (0.558) PLANE (2 ...

Page 28

... AD7804/AD7805/AD7808/AD7809 Plastic DIP (N-24 PIN 1.275 (32.30) 1.125 (28.60) 0.210 (5.33) MAX 0.160 (4.06) 0.115 (2.92) 0.022 (0.558) 0.100 (2.54) 0.070 (1.77) 0.014 (0.356) BSC 0.045 (1.15) SOIC (R-24) 0.614 (15.6) 0.598 (15. 0.299 (7.6) 0.291 (7. PIN 1 0.104 (2.65) 0.093 (2.35) 0.012 (0.3) 0.0500 (1.27) 0.019 (0.49) SEATING 0.013 (0.32) BSC PLANE 0.004 (0.1) 0.014 (0.35) 0.009 (0.25) OUTLINE DIMENSIONS Dimensions shown in inches and (mm) ...

Related keywords