AD7805 Analog Devices, AD7805 Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD7805
Manufacturer Part Number
AD7805
Description
+3.3 V to +5 V Quad/Octal 10-Bit DAC
Manufacturer
Analog Devices
Datasheet
1.AD7808.pdf
(28 pages)
Specifications of AD7805
Resolution (bits)
10bit
Dac Update Rate
667kSPS
Dac Settling Time
1.5µs
Max Pos Supply (v)
+5.5V
Single-supply
Yes
Dac Type
Voltage Out
Dac Input Format
Par
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7805BR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7805BRS
Manufacturer:
AD
Quantity:
5 510
Company:
Part Number:
AD7805BRS
Manufacturer:
INF
Quantity:
5 510
Part Number:
AD7805BRSZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7805BRZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7805CR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Parameter
t
t
t
t
t
t
t
t
t
t
t
t
t
NOTE
1
Specifications subject to change without notice.
REV. A
= Internal Reference. All specifications T
Sample tested during initial release and after any redesign or process change that may affect this parameter. All input signals are specified with tr = tf = 5 ns and
AD7805/AD7809 TIMING CHARACTERISTICS
1
2
3
4
5
6
6A
7
8
9
10
11
12
timed from a voltage of (V
A0, A1, A2
LDAC
LDAC
MODE
DATA
CLR
WR
CS
IL
1
2
+ V
1
2
TIMING REQUIREMENTS FOR SYNCHRONOUS LDAC UPDATE OR LDAC MAY BE TIED PERMANENTLY LOW IF REQUIRED.
TIMING REQUIREMENTS FOR ASYNCHRONOUS LDAC UPDATE.
IH
)/2.
Limit at T
All Versions
25
4.5
25
4.5
25
4.5
6
40
0
40
100
40
100
Figure 2. Timing Diagram for AD7805/AD7809 Parallel Write
MIN
MIN
to T
, T
MAX
MAX
unless otherwise noted.)
t
7
t
9
t
t
t
1
3
5
t
t
t
t
6A
2
4
6
t
8
t
–5–
12
1
Unit
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
(V
DD
= 3.3 V
AD7804/AD7805/AD7808/AD7809
t
11
t
10
10% to 5 V
t
11
Description
Mode Valid to Write Setup Time
Mode Valid to Write Hold Time
Address Valid to Write Setup Time
Address Valid to Write Hold Time
Data Setup Time
Data Hold Time
LDAC Valid to Write Hold Time
Chip Select to Write Setup Time
Chip Select to Write Hold Time
Write Pulsewidth
Time Between Successive Writes
LDAC, CLR Pulsewidth
Write to LDAC Setup Time
10%; AGND = DGND = 0 V; Reference