STM32F100VD STMicroelectronics, STM32F100VD Datasheet - Page 53

no-image

STM32F100VD

Manufacturer Part Number
STM32F100VD
Description
Mainstream Value line, ARM Cortex-M3 MCU with 384 Kbytes Flash, 24 MHz CPU, motor control and CEC functions
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32F100VD

Peripherals Supported
timers, ADC, SPIs, I2Cs, USARTs and DACs
Conversion Range
0 to 3.6 V
One 16-bit, 6-channel Advanced-control Timer
up to 6 channels for PWM output, dead time generation and emergency stop
Systick Timer
24-bit downcounter

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F100VD
Manufacturer:
ST
0
Part Number:
STM32F100VDT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F100VDT6
Manufacturer:
ST
0
Part Number:
STM32F100VDT6B
Manufacturer:
STMicroelectronics
Quantity:
100
Part Number:
STM32F100VDT6B
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F100VDT6B
Manufacturer:
ST
0
Part Number:
STM32F100VDT6B
0
Part Number:
STM32F100VDT6BTR
Manufacturer:
ST
Quantity:
20 000
STM32F100xC, STM32F100xD, STM32F100xE
5.3.8
Wakeup time from low-power mode
The wakeup times given in
RC oscillator. The clock source used to wake up the device depends from the current
operating mode:
All timings are derived from tests performed under the ambient temperature and V
voltage conditions summarized in
Table 26.
1. The wakeup times are measured from the wakeup event to the point at which the user application code
PLL characteristics
The parameters given in
temperature and V
Table 27.
1. Based on device characterization, not tested in production.
2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with
f
f
t
Jitter
PLL_IN
PLL_OUT
LOCK
reads the first instruction.
the range defined by f
t
t
t
Symbol
WUSLEEP
WUSTDBY
WUSTOP
Stop or Standby mode: the clock source is the RC oscillator
Sleep mode: the clock source is the clock that was set before entering Sleep mode.
Symbol
(1)
(1)
(1)
Low-power mode wakeup timings
PLL characteristics
PLL input clock
PLL input clock duty cycle
PLL multiplier output clock
PLL lock time
Cycle-to-cycle jitter
Wakeup from Sleep mode
Wakeup from Stop mode (regulator in run mode)
Wakeup from Stop mode (regulator in low-power mode)
Wakeup from Standby mode
DD
PLL_OUT
supply voltage conditions summarized in
Table 27
.
Table 26
Parameter
(2)
Doc ID 15081 Rev 5
Table
are derived from tests performed under the ambient
are measured on a wakeup phase with an 8-MHz HSI
Parameter
9.
Min
40
16
1
(1)
Table
Electrical characteristics
Value
Typ
8.0
9.
Max
Typ
200
300
1.8
3.6
5.4
50
60
24
24
(1)
DD
MHz
MHz
supply
Unit
Unit
µs
ps
µs
µs
µs
%
53/97

Related parts for STM32F100VD