STM32F100VD STMicroelectronics, STM32F100VD Datasheet - Page 74

no-image

STM32F100VD

Manufacturer Part Number
STM32F100VD
Description
Mainstream Value line, ARM Cortex-M3 MCU with 384 Kbytes Flash, 24 MHz CPU, motor control and CEC functions
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32F100VD

Peripherals Supported
timers, ADC, SPIs, I2Cs, USARTs and DACs
Conversion Range
0 to 3.6 V
One 16-bit, 6-channel Advanced-control Timer
up to 6 channels for PWM output, dead time generation and emergency stop
Systick Timer
24-bit downcounter

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F100VD
Manufacturer:
ST
0
Part Number:
STM32F100VDT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F100VDT6
Manufacturer:
ST
0
Part Number:
STM32F100VDT6B
Manufacturer:
STMicroelectronics
Quantity:
100
Part Number:
STM32F100VDT6B
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F100VDT6B
Manufacturer:
ST
0
Part Number:
STM32F100VDT6B
0
Part Number:
STM32F100VDT6BTR
Manufacturer:
ST
Quantity:
20 000
Electrical characteristics
5.3.15
74/97
Figure 27. I/O AC characteristics definition
NRST pin characteristics
The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up
resistor, R
Unless otherwise specified, the parameters given in
performed under the ambient temperature and V
in
Table 46.
1. Guaranteed by design, not tested in production.
2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution
Figure 28. Recommended NRST pin protection
1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the V
V
V
V
V
V
Table
NF(NRST)
IH(NRST)
IL(NRST)
Symbol
F(NRST)
the series resistance must be minimum
Table
hys(NRST)
R
PU
46. Otherwise the reset will not be taken into account by the device.
9.
(1)
(1)
(1)
(1)
PU
NRST pin characteristics
(see
EXT ERNAL
NRST Input low level voltage
NRST Input high level voltage
NRST Schmitt trigger voltage
hysteresis
Weak pull-up equivalent resistor
NRST Input filtered pulse
NRST Input not filtered pulse
OUTPUT
ON 50pF
Maximum frequency is achieved if (t r + t f ) ≤ 2/3)T and if the duty cycle is (45-55%)
Table
43).
Parameter
t r(I O)out
Doc ID 15081 Rev 5
(~10% order)
10%
50%
when loaded by 50pF
90%
.
(2)
STM32F100xC, STM32F100xD, STM32F100xE
Conditions
V
DD
IN
T
10%
=
supply voltage conditions summarized
Table 46
V
SS
50%
90%
t r(I O)out
–0.5
Min
300
30
2
are derived from tests
IL(NRST)
max level specified in
Typ
200
40
V
DD
Max
100
0.8
50
+0.5
ai14131
Unit
to
mV
ns
ns
V

Related parts for STM32F100VD