STR751FR2 STMicroelectronics, STR751FR2 Datasheet - Page 49
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STR751FR2
Manufacturer Part Number
STR751FR2
Description
ARM7TDMI-S™ 32-BIT MCU with Flash, SMI, 3 std 16-bit timers, PWM timer, fast 10-bit ADC, I2C, UART, SSP, USB and CAN
Manufacturer
STMicroelectronics
Datasheet
1.STR755FV2.pdf
(84 pages)
Specifications of STR751FR2
Smart Low Power Modes
SLOW, WFI, STOP and STANDBY with backup registers
Conversion Time
min. 3.75 μs
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STR751FR2H6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Company:
Part Number:
STR751FR2T6
Manufacturer:
ST
Quantity:
10 000
Company:
Part Number:
STR751FR2T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STR751FR2T6
Manufacturer:
ST
Quantity:
20 000
STR750Fxx STR751Fxx STR752Fxx STR755Fxx
PLL characteristics
Subject to general operating conditions for V
Table 24.
1. Data based on product characterisation, not tested in production.
2. Refer to jitter terminology in
3. The jitter specification holds true only up to 50mV (peak-to-peak) noise on V
4. The PLL parameters (MX1, MX0, PRESC1, PRESC2) must respect the constraints described
Internal RC oscillators (FREEOSC & LPOSC)
Subject to general operating conditions for V
Table 25.
f
f
Δt
Δt
Δt
CK_FREEOSC
CK_LPOSC
JITTER1
JITTER2
JITTER3
f
Jitter will increase if the noise is more than 50mV. In addition, it assumes that the input clock has no jitter.
characteristics on page
Symbol
Symbol
PLL_OUT
f
PLL_IN
t
f
LOCK
VCO
(2)(3)
(2)(3)
(2)(3)
PLL characteristics
Internal RC oscillators (FREEOSC & LPOSC)
FREEOSC Oscillator Frequency
LPOSC Oscillator Frequency
PLL input clock
PLL input clock duty cycle
PLL multiplier output clock
VCO frequency range
PLL lock time
Single period jitter (+/-3Σ peak
to peak)
Long term jitter (+/-3Σ peak to
peak)
Cycle to cycle jitter (+/-3Σ peak
to peak)
47.
Parameter
Parameter
: PLL characteristics on page 47
f
When PLL
operates (locked)
f
V
f
V
f
V
DD_IO
DD_IO
PLL_IN
PLL_IN
PLL_IN
PLL_IN
Test Conditions
DD_IO
DD_IO
DD_IO
Conditions
, and T
, and T
x 24
= 4 MHz
= 4 MHz
= 4 MHz
is stable
is stable
is stable
for details on how jitter is specified.
A
A
.
.
(4)
(4)
(4)
Min
150
3
Min
336
40
DDA_PLL
Typ
300
Electrical parameters
5
Typ
4.0
Value
and V
18
Max
500
Max
+/-250
+/-500
+/-2.5
8
supplies.
165
960
300
in: PLL
60
(1)
MHz
Unit
kHz
MHz
MHz
MHz
Unit
49/84
μs
ps
ns
ps
%