MAX9260 Maxim, MAX9260 Datasheet - Page 24

no-image

MAX9260

Manufacturer Part Number
MAX9260
Description
The MAX9259/MAX9260 chipset presents Maxim's gigabit multimedia serial link (GMSL) technology
Manufacturer
Maxim
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX9260
Manufacturer:
MAXIM
Quantity:
4 000
Part Number:
MAX9260GCB/V
Manufacturer:
DSP
Quantity:
586
Part Number:
MAX9260GCB/V
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX9260GCB/V+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
MAX9260GCB/V+GG4
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
MAX9260GCB/V+T
Manufacturer:
MAXIM
Quantity:
1 718
Part Number:
MAX9260GCB/V+T
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
MAX9260GCB/V+T
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX9260GCB/V+T
0
Part Number:
MAX9260GCB/V+TGG4
Manufacturer:
Maxim Integrated
Quantity:
10 000
Gigabit Multimedia Serial Link with Spread
Spectrum and Full-Duplex Control Channel
The MAX9259/MAX9260 chipset presents Maxim’s
GMSL technology. The MAX9259 serializer pairs with the
MAX9260 deserializer to form a complete digital serial
link for joint transmission of high-speed video, audio,
and control data for video-display or image-sensing
applications. The serial-payload data rate can reach up
to 2.5Gbps for a 15m STP cable. The parallel interface
is programmable for 24-bit or 32-bit width modes at the
maximum bus clock of 104MHz or 78MHz, respectively.
The minimum bus clock is 6.25MHz for the 32-bit mode
and 8.33MHz for the 24-bit mode. With such a flexible
data configuration, the GMSL is able to support XGA
(1280 x 768) or dual-view WVGA (2 x 854 x 480) display
panels. For image sensing, it supports three 10-bit cam-
era links simultaneously with a pixel clock up to 78MHz.
The 24-bit mode handles 21-bit data and control signals
plus an I
data and control signals plus an I
combination and sequence of color video data, video
sync, and control signals make up the 21-bit or 29-bit
parallel data on DIN_ and DOUT_. The I
the sampled audio data at a rate from 8kHz to 192kHz
and the audio word length of anywhere between 4 to
32 bits. The embedded control channel forms a UART
link between the serializer and deserializer. The UART
link can be set to half-duplex mode or full-duplex mode
depending on the application. The GMSL supports
UART rates from 100kbps to 1Mbps. Using this control
link, a host ECU or FC communicates with the serializer
and deserializer, as well as the peripherals in the remote
Table 1. MAX9259 Power-Up Default Register Map (see Table 18)
24
REGISTER
ADDRESS
_____________________________________________________________________________________
(hex)
0x00
0x01
0x02
0x03
2
S audio signal. The 32-bit mode handles 29-bit
POWER-UP DEFAULT
Detailed Description
0x1F, 0x3F
(hex)
0x80
0x90
0x00
2
S audio signal. Any
2
S port supports
SERID =1000000, serializer device address is 1000 000
RESERVED = 0
DESID =1001000, deserializer device address is 1001 000
RESERVED = 0
SS = 000 (SSEN = low), SS = 001 (SSEN = high), spread-spectrum settings
depend on SSEN pin state at power-up
AUDIOEN = 1, I
PRNG = 11, automatically detect the pixel clock range
SRNG = 11, automatically detect serial-data rate
AUTOFM = 00, calibrate spread-modulation rate only once after locking
SDIV = 000000, auto calibrate sawtooth divider
2
S channel enabled
side, such as backlight control, grayscale gamma cor-
rection, camera module, and touch screen. All serial
communication (forward and reverse) uses differential
signaling. The peripheral programming uses I
or the default GMSL UART format. A separate bypass
mode enables communication using a full-duplex, user-
defined UART format. The control link between the
MAX9259 and MAX9260 allows FC connectivity to either
device or peripherals to support video-display or image-
sensing applications.
The AC-coupled serial link uses 8B/10B coding. The
MAX9259 serializer features a programmable driver
preemphasis and the MAX9260 deserializer features
a programmable channel equalizer to extend the link
length and enhance the link reliability. Both devices have
a programmable spread-spectrum feature for reducing
EMI on the serial link output (MAX9259) and parallel data
outputs (MAX9260). The differential serial link input and
output pins comply with the ISO 10605 and IEC 61000-
4-2 ESD-protection standards. The core supplies for the
MAX9259/MAX9260 are 1.8V and 3.3V, respectively.
Both devices use an I/O supply from 1.8V to 3.3V
The FC configures various operating conditions of the
GMSL through registers in the MAX9259/MAX9260.
The default device addresses stored in the R0 and
R1 registers of the MAX9259/MAX9260 are 0x80 and
0x90, respectively. Write to the R0/R1 registers in both
devices to change the device address of the MAX9259
or MAX9260.
POWER-UP DEFAULT SETTINGS
(MSB FIRST)
Register Mapping
2
C format

Related parts for MAX9260