TMP92xy29FG Toshiba, TMP92xy29FG Datasheet
TMP92xy29FG
Specifications of TMP92xy29FG
Related parts for TMP92xy29FG
TMP92xy29FG Summary of contents
Page 1
... TOSHIBA Original CMOS 32-Bit Microcontroller TLCS-900/H1 Series TMP92CF29AFG Semiconductor Company ...
Page 2
... Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, “Note and Restrictions”. Preface ...
Page 3
Outline and Features The TMP92CF29A is a high-speed advanced 32-bit microcontroller developed for controlling equipment which processes mass data. The TMP92CF29AFG is housed in a 176-pin QFP package. This production has “-777x code” from 0, and it ...
Page 4
I S (Inter-IC Sound) interface: 1 channel 2 • bus mode selectable (Master, transmission only) 2 • Data Format is supported Left/Right Justify • 128-byte FIFO buffer (64 bytes × 2) (12) LCD controller • Supports monochrome, ...
Page 5
NAND Flash interface: 2 channels • Direct NAND flash connection capability • Supports SLC type and MLC type • Supports Data Bus 8/16 bit, Page Size 512/2048 bytes • Built-in Reed Solomon calculation circuits which enabled correct 4-address, and ...
Page 6
AN1) PG0 to PG1 10-bit 6ch (AN2, MX) PG2 AD (AN3, MY, ADTRG ) PG3 Converter (AN4 to AN5) PG4 to PG5 AVCC, AVSS VREFH, VREFL Touch Screen (PX, INT4) P96 I/F (PY) P97 (TSI) (TXD1, TXD0) P90 ...
Page 7
Pin Assignment and Pin Functions The assignment of input/output pins for TMP92CF29A, their names and functions are as follows; 2.1 Pin Assignment Diagram (Top View) Figure 2.1.1 shows the pin assignment of the TMP92CF29A. VREFH VREFL AVCC AVSS P97, ...
Page 8
Pin names and Functions The names of the input/output pins and their functions are described below. Table 2.2.1 Pin names and functions (1/6) Number Pin name I/O of Pins I/O P10 to P17 I/O 8 ...
Page 9
Table 2.2.1 Pin names and functions (2/6) Number Pin name I/O of Pins P86 Output CSZD 1 Output Output P87 Output CSXB 1 Output Output P90 I/O TXD0 1 Output TXD1 Output P91 I/O ...
Page 10
Table 2.2.1 Pin names and functions (3/6) Number Pin name I/O of Pins PF0 I/O 1 I2S0CKO Output PF1 I/O 1 I2S0DO Output PF2 I/O 1 I2S0WS Output PF7 Output 1 SDCLK Output PG0 to PG1 Input 2 AN0 to ...
Page 11
Table 2.2.1 Pin names and functions (4/6) Number Pin name I/O of Pins PK0 Output 1 LCP0 Output PK1 Output 1 LLOAD Output PK2 Output 1 LFR Output PK3 Output 1 LVSYNC Output PK4 Output 1 LHSYNC Input PK5 Output ...
Page 12
Number Pin name I/O of Pins PR0 I/O 1 SPDI Input PR1 I/O 1 SPDO Output PR2 I/O 1 SPCS Output PR3 I/O 1 SPCLK Output PT0 to PT7 I/O 8 LD8 to LD15 Output PV6 I/O 1 SDA I/O ...
Page 13
Table 2.2.1 Pin names and functions (6/6) Number Pin name I/O of Pins D+, D− 2 I/O TEST 1 Input AM1,AM0 2 Input X1/X2 2 I/O XT1/XT2 2 I/O RESET 1 Input VREFH 1 Input VREFL 1 Input − AVCC ...
Page 14
Operation This section describes the basic components, functions and operation of the TMP92CF29A. 3.1 CPU The TMP92CF29A contains an advanced high-speed 32-bit CPU (TLCS-900/H1 CPU) 3.1.1 CPU Outline The TLCS-900/H1 CPU is a high-speed, high-performance CPU based on the ...
Page 15
Reset Operation When resetting the TMP92CF29A microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the X1=10MHz). At reset, since the clock doublers (PLL0) is ...
Page 16
Read Figure 3.1.1 TMP92CF29A Reset timing chart 92CF29A-14 TMP92CF29A Write 2009-06-11 ...
Page 17
This LSI has the restriction for the order of supplying power. Be sure to supply external 3.3V power with 1.5V power is supplied. When Powering on DVCC1A 1.5V DVCC1B Power DVCC1C 1.5-V rails should be turned on first, followed by ...
Page 18
Setting of AM0 and AM1 Set AM1 and AM0 pins as shown in Table 3.1.2 according to system usage. Table 3.1.2 Operation Mode Setup Table Mode Setup input pin AM1 RESET Operation Mode AM0 1 ...
Page 19
Memory Map Figure 3.2 memory map of the TMP92CF29A. 000000H 000100H 001FF0H 002000H 010000H 021FFFH 046000H (Internal Back Up RAM 16Kbyte) 04A000H External memory 3FE000H Internal BOOT ROM (8Kbyte) 400000H External memory F00000H Provisional Emulator Control Area ...
Page 20
Differences between the TMP92CZ26A/CF26A and the TMP92CF29A The TMP92CF29A is a lower pin-count version of the TMP92CF26A with fewer functions (there are some added functions). Sections 3.3.1 through 3.3.13 describe the functions that are deleted or newly added to ...
Page 21
Maximum Memory Size Accessible with the MMU Function Reduced With the deletion of the P84 ( can be expanded with the MMU function is reduced, resulting in a reduced number of usable banks. In the TMP92CZ26A/CF26A the total expandable ...
Page 22
Pin Added TEST In the TMP92CF29A, the high level. 3.3.7 Port L Function Added Port output-only port in the TMP92CZ26A/CF26A, whereas the TMP92CF29A allows Port used as an input or output. In the ...
Page 23
LCD Controller Functions Added and Deleted [Deleted function] In the TMP92CZ26A/CF26A 16M colors are supported for TFT LCDs. In the TMP92CF29A 64K colors are supported because the number of bus lines dedicated to the LCDD ...
Page 24
SIO Channel Added and SIO Function Modified [Added function] In the TMP92CZ26A/CF26A only one SIO channel is available, whereas the TMP92CF29A has two SIO channels. However ICE using the TMP92CF26A is used for development and debugging, the ...
Page 25
Interrupt Sources Deleted and Modified [Deleted function] As the number of I corresponding interrupt vector is deleted. [Modified function] As the number of SIO channels is increased from one channel to two channels, the interrupt vectors for SIO1 serial ...
Page 26
Table 3.3.1 summarizes the differences between the TMP92CZ26A and the TMP92CF29A. For details, refer to the chapter on each functional block. Table 3.3.1 Differences between the TMP92CZ26A and the TMP92CF29A Item TMP92CZ26A RAM 288 KB ROM 8 KB (BOOT) Package ...
Page 27
Clock Function and Standby Function The TMP92CF29A contains (1) clock gear, (2) clock doubler (PLL), (3) standby controller and (4) noise reduction circuits. They are used for low-power, low-noise systems. This chapter is organized as follows: 3.4.1 Block diagram ...
Page 28
The clock operating modes are as follows: (a) PLL-OFF Mode (X1, X2 pins only), (b) PLL-ON Mode (X1, X2, and PLL). Figure 3.4.1 shows a transition figure. instruction IDLE2 mode interrupt (I/O operate) instruction IDLE1 mode interrupt (Operate only oscillator) ...
Page 29
Block diagram of system clock SYSCR0<WUEF> SYSCR2<WUPTM1:0> (High/Low frequency oscillator circuit) SYSCR0<XTEN > PLLCR1<PLLON>, PLLCR0<LUPFG> XT1 Low frequency fs Oscillator circuit XT2 Clock Doubler0 (PLL0) × (12 or16) X1 High frequency Oscillator circuit f X2 OSCH Clock Doubler1 (PLL1)× ...
Page 30
TMP92CF29A has two PLL circuits: one is for CPU (PLL0) and the other for USB (PLL1). Each PLL can be controlled independently. Frequency of external oscillator 10MHz. Don’t connect oscillator more than 10MHz. When clock is input ...
Page 31
SFR 7 SYSCR0 bit Symbol (10E0H) Read/write Reset State Function Low -frequency oscillator circuit (fs) 0: Stop 1: Oscillation 7 SYSCR1 bit Symbol (10E1H) Read/write Reset State Function 7 – SYSCR2 bit Symbol (10E2H) Read/write Reset State 0 Function ...
Page 32
EMCCR0 Bit symbol PROTECT (10E3H) R Read/Write Reset State 0 Function Protect flag 0: OFF 1: ON EMCCR1 Bit symbol (10E4H) Read/Write Reset State Function EMCCR2 Bit symbol (10E5H) Read/Write Reset State Function Note1: When restarting the oscillator in ...
Page 33
PLLCR0 bit symbol (10E8H) Read/Write Reset State Function Select fc-clock Note: Ensure that the logic of PLLCR0<LUPFG> is different from 900/L1’s DFM. 7 PLL0 PLLCR1 bit symbol (10E9H) Read/Write 0 Reset State Function PLL0 for ...
Page 34
System clock controller The system clock controller generates the system clock signal (f internal I/O. SYSCR0<XEN> and SYSCR0<XTEN> control enabling and disabling of each oscillator. SYSCR1<GEAR2:0> sets the high frequency clock gear to either ...
Page 35
Clock doubler (PLL) PLL0 outputs the f PLL frequency oscillator can be used as external oscillator, even though the internal clock is high-frequency. Since Reset initializes PLL0 to stop status, so setting to PLLCR0 and PLLCR1-register is needed before ...
Page 36
The following is an example of settings for PLL0-starting and PLL0 stopping. (Example-1) PLL0-starting PLLCR0 EQU 10E8H PLLCR1 EQU 10E9H LD (PLLCR1),1XXXXXXXXB LUP: BIT 5,(PLLCR0) JR Z,LUP LD (PLLCR0), X1XXXXXXB X: Don't care <PLL0> <FCSEL> PLL output: f PLL Lockup ...
Page 37
Limitations on the use of PLL0 1. When stopping PLL operation during PLL0 use, execute the following settings in the same order. LD (PLLCR0),X0XXXXXXB LD (PLLCR1),0XXXXXXXB X: Don't care 2. When shifting to STOP mode during PLL use, execute the ...
Page 38
Noise reduction circuits Noise reduction circuits are built in, allowing implementation of the following features. (1) Reduced drivability for high-frequency oscillator circuit (2) Reduced drivability for low-frequency oscillator circuit (3) Single drive for high-frequency oscillator circuit (4) Runaway prevention ...
Page 39
Reduced drivability for low-frequency oscillator circuit (Purpose) Reduces noise and power for oscillator when a resonator is used. (Block diagram) XT1 pin C1 Resonator C2 XT2 pin (Setting method) The drivability of EMCCR0<DRVOSCL> register. At Reset, <DRVOSCL> is initialized ...
Page 40
Runaway prevention using SFR protection register (Purpose) Prevention of program runaway caused by introduction of noise. Write operations to a specified SFR are prohibited so that the program is protected from runaway caused by stopping of the clock or ...
Page 41
Standby controller (1) HALT Modes and Port Drive register When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP Mode, depending on the contents of the SYSCR2<HALTM1:0> register and each pin-status is set according ...
Page 42
The operation of each of the different Halt Modes is described in Table 3.4.4. Table 3.4.4 I/O operation during Halt Modes HALT Mode SYSCR2 <HALTM1:0> CPU, MAC I/O ports TMRA, TMRB SIO,SBI A/D converter Block WDT LCDC, ...
Page 43
Table 3.4.5 Source of Halt state clearance and Halt clearance operation Status of Received Interrupt HALT mode INTWDT INT0 to INT5 (Note1) INTKEY INTUSB INT6 to INT7(PORT) (Note1) INT6 to INT7(TMRB) INTALM, INTRTC INTTA0 to 7, INTTP0 INTTB00 to INTTB01, ...
Page 44
IDLE1 Mode) An INT0 interrupt clears the Halt state when the device is in IDLE1 Mode. Address 8200H LD (PCFC), 02H 8203H LD (IIMC0), 00H 8206H LD (INTE0), 06H 8209H EI 5 820BH LD (SYSCR2), 28H 820EH ...
Page 45
Operation a. IDLE2 Mode In IDLE2 Mode, only specific internal I/O operations, as designated by the IDLE2 Setting Register, can take place. Instruction execution by the CPU stops. Figure 3.4.7 illustrates an example of the timing for clearance of ...
Page 46
STOP Mode When STOP Mode is selected, all internal circuits stop, including the internal oscillator. After STOP Mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize. Figure ...
Page 47
Input Function Port Name Name During Reset D0-D7 D0-D7 OFF 16bit Start OFF P10-P17 D8-D15 Boot Start ON 16bit Start OFF − P60-P67 Boot Start ON − P71-P74 P75 NDR/ B P76 WAIT − P90 P91 RXD0 P92 ,SCLK0 CTS ...
Page 48
Output Function Port Name Name During Reset D0-7 D0-D7 OFF 16bit Start OFF P10-17 D8-D15 Boot Start OFF P40-P47 A0-A7 ON P50-P57 A8-A15 16bit Start ON P60-67 A16-A23 Boot Start OFF P70 ON RD P71 , WRLL NDRE P72 , ...
Page 49
Output Function Port Name During Name Reset PM1 MLDALM,TA1OUT ON PM2 , MLDALM ALARM PM7 PWE PN0-PN7 KO0-KO7 PP3 TA7OUT OFF − PP4-PP5 PP6 TB0OUT0 ON PP7 TB1OUT0 − PR0 PR1 SPDO OFF PR2 SPCS PR3 SPCLK PT0-PT7 LD8-LD15 PV6 ...
Page 50
Boot ROM The TMP92CF29A contains boot ROM for downloading a user program, and supports two kinds of downloading methods. 3.5.1 Operation Modes The TMP92CF29A has two operation modes: MULTI mode and BOOT mode. The operation mode is selected according ...
Page 51
Hardware Specifications of Internal Boot ROM (1) Memory map Figure 3.5.1 shows a memory map of BOOT mode. The boot ROM incorporated in the TMP92CF29A is an 8-Kbyte ROM area mapped to addresses 3FE000H to 3FFFFFH. In MULTI mode, ...
Page 52
Outline of Boot Operation The method for downloading a user program can be selected from two types: from UART, or via USB. After reset, the boot program on the internal boot ROM executes as shown in Figure 3.5.2. Regardless ...
Page 53
Work Area for Boot Program (4 Kbytes) 003000H Download Area for User Program (124 Kbytes) 021FFFH 046000H Work Area for User Program (14 Kbytes) 049800H Stack Area for Boot program (2K bytes) 049FFFH Figure 3.5.3 How the Boot Program ...
Page 54
Port settings Table 3.5.3 shows the port settings by the boot program. When designing your application system, please also refer to Table 3.5.4 for recommended pin connections for using the boot program. The boot program only sets the ports ...
Page 55
Table 3.5.4 Recommended Pin Connections Recommended Pin Connections for Each Download Function Port Name I/O Name UART P90 TXD0 Output Connect to the level shifter. P91 RXD0 Input − USB D+ I/O No special setting is needed for booting via ...
Page 56
I/O register settings Table 3.5.5 shows the I/O registers that are set by the boot program. After the boot sequence, if execution moves to an application system program without a reset being asserted, the settings of these I/O registers ...
Page 57
Downloading a User Program via UART (1) Connection example Figure 3.5.4 shows an example of connections for downloading a user program via UART (using a 16-bit NOR Flash memory device as program memory). Level PC Shifter Note: When USB ...
Page 58
UART data transfer format Table 3.5.6 to Table 3.5.11 show the supported frequencies, data transfer format, baud rate modification command, operation command, and version management information, respectively. Please also refer to the description of boot program operation later in ...
Page 59
Table 3.5.8 Baud Rate Modification Command Baud Rate (bps) 9600 Modification Command 28H Note (oscillation frequency) is 10.0 MHz, 57600 and 115200 bps are not supported. OSCH Note (oscillation frequency) is 6.00, 8.00, or ...
Page 60
The receive data in the 8th byte is baud rate modification data. The five kinds of baud rate modification data shown in Table 3.5.8 are available. Even when the baud rate is not changed, the initial baud rate data ...
Page 61
Error codes The boot program uses the error codes shown in Table 3.5.12 to notify the PC of its processing status. Table 3.5.12 Error Codes Error Code 62H Unsupported baud rate 64H Invalid operation command A1H Framing error in ...
Page 62
Notes on Intel Hex format (binary) 1. After receiving the checksum of a record, the boot program waits for the start mark (3AH for “:”) of the next record. If data other than 3AH is received between records, it ...
Page 63
User program receive error If either of the following error conditions occurs while a user program is being received, the boot program stops operation. If the record type is other than 00H, 01H, or 02H If a checksum error ...
Page 64
Others a) Handshake function Although the pin is available in the TMP92CF29A, the boot program does CTS not use it for transfer control. b) RS-232C connector The RS-232C connector must not be connected or disconnected while the boot program ...
Page 65
Downloading a User Program via USB (1) Connection example Figure 3.5.5 shows an example of connections for downloading a user program via USB (using a 16-bit NOR Flash memory device as program memory). PUCTL R4 = 100 kΩ R1 ...
Page 66
The following shows an overview of the USB communication flow. Host (PC) Send GET_DISCRIPTOR Connection Recognition Send DESCRIPTOR information Send the microcontroller information command Send microcontroller information data Check data Data Transfer Send the microcontroller information command Convert Intel Hex ...
Page 67
Table 3.5.15 Vendor Request Commands Command Name Value of bRequest Microcontroller information 00H command User program transfer start 02H command User program transfer result 04H command Table 3.5.16 Setup Command Data Structure Field Name Value bmRequestType 40H bRequest 00H, 02H, ...
Page 68
Table 3.5.17 Standard Request Commands Standard Request GET_STATUS CLEAR_FEATURE SET_FEATURE SET_ADDRESS GET_DISCRIPTOR SET_DISCRIPTOR GET_CONFIGRATION SET_CONFIGRATION GET_INTERFACE SET_INTERFACE SYNCH_FRAME Table 3.5.18 Information Returned by GET_DISCRIPTOR DeviceDescriptor Field Name Blength 12H BdescriptorType 01H BcdUSB 0110H BdeviceClass 00H BdeviceSubClass 00H BdeviceProtocol 00H BmaxPacketSize0 ...
Page 69
ConfigrationDescriptor Field Name bLength 09H bDescriptorType 02H wTotalLength 0020H bNumInterfaces 01H bConfigurationValue 01H iConfiguration 00H bmAttributes 80H MaxPower 31H InterfaceDescriptor Field Name bLength 09H bDescriptorType 04H bInterfaceNumber 00H bAlternateSetting 00H bNumEndpoints 02H bInterfaceClass FFH bInterfaceSubClass 00H bInterfaceProtocol 50H iIinterface 00H ...
Page 70
Table 3.5.19 Information Returned for the Microcontroller Information Command Microcontroller Information TMP92CF29A 54H, 4DH, 50H, 39H, 32H, 43H, 46AH, 32H, 39H,20H, 20H, 20H, 20H, 20H, 20H Table 3.5.20 Information Returned for the User Program Transfer Result Command Transfer Result No ...
Page 71
Description of the USB boot program operation The boot program loads a user program in Intel Hex format sent from the PC into the internal RAM. When the user program has been loaded successfully, the user program starts executing ...
Page 72
Notes on the user program format (binary) 1. After receiving the checksum of a record, the boot program waits for the start mark (3AH for “:”) of the next record. If data other than 3AH is received between records, ...
Page 73
Others a) USB connector The USB connector must not be connected or disconnected while the boot program is running. b) Software on the PC To download a user program via USB, a USB device driver and special application software ...
Page 74
Interrupts Interrupts are controlled by the CPU Interrupt Mask Register <IFF2:0> (bits the Status Register) and by the built-in interrupt controller. TMP92CF29A has a total of 57 interrupts divided into the following five types: Interrupts ...
Page 75
Interrupt processing Interrupt specified by DMA start vector ? Interrupt vector calue “V” read interrupt request F/F clear General-purpose interrupt PUSH PC processing PUSH SR SR<IFF2:0> ← Level of INTNEST ← INTNEST + 1 PC ← (FFFF00H + V) Interrupt ...
Page 76
General-purpose Interrupt Processing When the CPU accepts an interrupt, it usually performs the following sequence of operations. However, in the case of software interrupts and illegal instruction interrupts generated by the CPU, the CPU skips steps (1) and (3), ...
Page 77
Table 3.6.1 TMP92CF29A Interrupt Vectors and Micro DMA/HDMA Start Vectors Default Interrupt Source and Source of Type Priority 1 Reset or [SWI0] instruction 2 [SWI1] instruction 3 Illegal instruction or [SWI2] instruction 4 [SWI3] instruction Non 5 [SWI4] instruction maskable ...
Page 78
Default Interrupt Source and Source of Type Priority 51 INTADHP: AD most priority conversion end 52 INTAD: AD conversion end 53 INTTC0/INTDMA0: Micro DMA0 /HDMA0 end 54 INTTC1/INTDMA1: Micro DMA1 /HDMA1 end 55 INTTC2/INTDMA2: Micro DMA2 /HDMA2 end 56 INTTC3/INTDMA3: ...
Page 79
Micro DMA processing In addition to general-purpose interrupt processing, the TMP92CF29A also includes a micro DMA function and HDMA function. This section explains about Micro DMA function. For the HDMA function, please refer 3.7 DMA controller. Micro DMA processing ...
Page 80
Micro DMA operation When an interrupt request is generated by an interrupt source that specified by the micro DMA /HDMA start vector register, and Micro DMA start is specified by DMA selection register, the micro DMA triggers a micro ...
Page 81
Although the control registers used for setting the transfer source and transfer destination addresses are 32 bits wide, this type of register can only output 24-bit addresses. Accordingly, micro DMA can only access 16 Mbytes (The upper 8 bits of ...
Page 82
Soft start function The TMP92CF29A can initiate micro DMA/HDMA either with an interrupt or by using the micro DMA /HDMA soft start function, in which micro DMA or HDMA is initiated by a Write cycle which writes to the ...
Page 83
Detailed description of the transfer mode register Mode DMAMn[4: Destination INC mode (DMADn +) ← (DMASn) ← DMACn - 1 DMACn If DMACn = 0 then INTTCn ...
Page 84
Interrupt Controller Operation The block diagram in Figure 3.6.3 shows the interrupt circuits. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit. ...
Page 85
Figure 3.6.3 Block Diagram of Interrupt Controller 92CF29A-83 TMP92CF29A 2009-06-11 ...
Page 86
Interrupt priority setting registers Symbol Name Address INT0 INTE0 F0H enable INT1 & INT2 INTE12 D0H enable INT3 & INT4 INTE34 D1H enable INT5 & INT6 INTE56 D2H enable INT7 INTE7 D3H enable INTTA0 & INTTA1 INTETA01 D4H enable ...
Page 87
Symbol Name Address INTTB00 & INTETB0 INTTB01 D8H enable INTTB10 & INTETB1 INTTB11 D9H enable INTRX0 & INTES0 INTTX0 DBH enable INTRX1 & INTES1 INTTX1 DCH enable INTSBI & INTESBIADM INTADM E0H enable INTSPI INTESPI E1H enable INTUSB INTEUSB E3H ...
Page 88
Symbol Name Address INTKEY INTEKEY E9H enable INTLCD INTELCD EAH enable INTI2S0 INTEI2S0 EBH enable INTRSC & INTENDFC INTRDY ECH enable INTP0 INTEP0 EEH enable INTAD & 0INTEAD INTADHP EFH enable Interrupt request flag − − ...
Page 89
Symbol Name Address INTTC0/INTDMA0 & INTETC01 INTTC1/INTDMA1 F1H /INTEDMA01 enable INTTC2/INTDMA2 & INTETC23 INTTC3/INTDMA3 F2H /INTEDMA23 enable INTTC4/INTDMA4 & INTETC45 INTTC5/INTDMA5 F3H /INTEDMA45 enable INTTC6 & INTTC7 INTETC67 F4H enable INTWD INTWDT F7H enable Interrupt request flag ...
Page 90
External interrupt control Symbol Name Address I5EDGE Interrupt F6H INT5EDGE IIMC0 input mode (Prohibit 0: Rising control 0 RMW) 1: Falling Interrupt FAH IIMC1 input mode (Prohibit control 1 RMW) Note 1: Disable INT0 request before changing INT0 pin ...
Page 91
SIO receive interrupt control Symbol Name Address SIO F5H Always interrupt SIMC (Prohibit write “0” mode RMW) (Note) control Note: When using the micro DMA transfer end interrupt, always write “1”. INTRX edge enable 0 Edge detect INTRX 1 ...
Page 92
Interrupt request flag clear register The interrupt request flag is cleared by writing the appropriate micro DMA /HDMA start vector, as given in Table 3.6.1 to the register INTCLR. For example, to clear the interrupt flag INT0, perform the ...
Page 93
Symbol Name Address DMA0 DMA0V start 100H vector DMA1 DMA1V start 101H vector DMA2 DMA2V start 102H vector DMA3 DMA3V start 103H vector DMA4 DMA4V start 104H vector DMA5 DMA5V start 105H vector DMA6 DMA6V start 106H vector DMA7 DMA7V ...
Page 94
Specification of a micro DMA burst Specifying the micro DMA burst function causes micro DMA transfer, once started, to continue until the value in the transfer counter register reaches “0”. Setting any of the bits in the register DMAB ...
Page 95
Notes The instruction execution unit and the bus interface unit in this CPU operate independently. Therefore, if immediately before an interrupt is generated, the CPU fetches an instruction which clears the corresponding interrupt request flag, the CPU may execute ...
Page 96
DMAC (DMA Controller) The TMP92CF29A incorporates a DMA controller (DMAC) having six channels. This DMAC can realize data transfer faster than the micro DMA function by the 900/H1 CPU. The DMAC has the following features: 1) Six independent channels ...
Page 97
Block Diagram Figure 3.7.1 shows an overall block diagram for the DMAC. SDRAM Controller INTC (Interrupt Controller) Interrupt REQ 7 0 DMAnV →DMAC or micro DMA request source setting DMAR →DMAC or micro DMA soft start setting DMAB →Micro ...
Page 98
SFRs The DMAC has the following SFRs. These registers are connected to the CPU via a 16-bit data bus. (1) HDMASn (DMA Transfer Source Address Setting Register) The HDMASn register is used to set the DMA transfer source address. ...
Page 99
HDMADn (DMA Transfer Destination Address Setting Register) The HDMADn register is used to set the DMA transfer destination address. When the destination address is updated by DMA execution, HDMADn is also updated. HDMAD0 to HDMAD5 have the same configuration. ...
Page 100
HDMACAn (DMA Transfer Count A Setting Register) The HDMACAn register is used to set the number of times a DMA transfer performed by one DMA request. HDMACAn contains 16 bits and can specify up to 65536 ...
Page 101
HDMACBn (DMA Transfer Count B Setting Register) The HDMACBn register is used to set the number of times a DMA request made. HDMACBn contains 16 bits and can specify up to 65536 requests (0001H = one ...
Page 102
HDMAMn (DMA Transfer Mode Setting Register) The HDMAMn register is used to set the DMA transfer mode. HDMAM0 to HDMAM5 have the same configuration. 7 HDMAMn bit Symbol Read/Write Reset State Function Transfer mode [7:0] HDMAM0 Channel 0 (090CH) ...
Page 103
HDMAE (DMA Operation Enable Register) The HDMAE register is used to enable or disable the DMAC operation. Bits correspond to channels Unused channels should be set to “0”. 7 HDMAE bit Symbol (097EH) ...
Page 104
DMAC Operation Description (1) Overall flowchart Figure 3.7.9 shows a flowchart for DMAC operation when an interrupt (DMA) is requested. Interrupt (DMA) request No Interrupt specified by DMA start vector? Yes Interrupt request F/F clear & bus REQ assert ...
Page 105
Bus arbitration The TMP92CF29A includes three controllers (DMA controller, LCD controller, SDRAM controller) that function as bus masters apart from the CPU. These controllers operate independently and assert a bus request as required. The controller that receives a bus ...
Page 106
Setting Example This section explains how to set the DMAC using an example. (1) Transferring music data from internal RAM to I The 32 Kbytes of data stored in the internal RAM at addresses 2000H to 9FFFH shall be ...
Page 107
Note In case of using S/W start with HDMA, transmission start is to set to “1” DMAR register. However DMAR register can't be used to confirm flag of transmission end. DMAR register reset to “0” when HDMA release bus ...
Page 108
Considerations for Using More Than One Bus Master In the TMP92CF29A, the LCD controller, SDRAM controller, and DMA controller may act as the bus master apart from the CPU. Therefore, care must be exercised to enable each of these ...
Page 109
Sample 1: Calculation example for CPU + HDMA Conditions: CPU operation speed (f SYS I S sampling frequency data transfer bit length 2 DMAC channel 0 used to transfer 5 Kbytes from internal RAM to I Calculation ...
Page 110
CPU + LDMA The LCD controller performs DMA transfer (LDMA) after issuing a bus request to the CPU and getting a bus acknowledgement. If LDMA is not performed properly, the LCD display function cannot work properly. Therefore, LDMA must ...
Page 111
Sample2: Calculation examples for CPU + LDMA Conditions 1: CPU operation speed ( MHz SYS Display RAM : Internal RAM Display size : QVGA (320seg × 240com) Display quality : 65536 colors (TFT) Refresh rate : 70 Hz ...
Page 112
CPU + LDMA + ARDMA The SDRAM controller owns the bus not only when SDRAM is used as the LCD display RAM but also when SDRAM is used as work, data, or stack area. The SDRAM controller occupies the ...
Page 113
Sample3: Calculation example for CPU + LDMA + ARDMA Conditions: CPU operating speed (f Display RAM Display size Display quality Refresh rate SDRAM auto refresh Calculation example: t (LDMA) =((SegNum × × t STOP = ((320 ×16 ...
Page 114
CPU + LDMA+ ARDMA + HDMA This is a case in which all the bus masters are active at the same time. Since the LCD display function cannot work properly if the LCD controller cannot perform LDMA properly, the ...
Page 115
Sample 4: Calculation example for CPU + LDMA+ ARDMA + HDMA Conditions: CPU operation speed (f SYS Display RAM : QVGA (320seg × 240com) Display quality : 65536 colors (TFT) Refresh rate : 70 Hz (including 20 clocks of dummy ...
Page 116
HDMATR bit Symbol DMATE (097FH) Read/Write Reset State 0 Function Timer operation 0: Disable 1: Enable Note: Read-modify-write instructions can be used on this register. By writing “87H” to the HDMATR register, the maximum HDMA time is set to ...
Page 117
Function of ports The TMP92CF29A I/O port pins are shown in Table 3.8.1. In addition to functioning as general-purpose I/O ports, these pins are also used by the internal CPU and I/O functions. Table 3.8.2 lists the I/O registers ...
Page 118
Table 3.8.1 Port Functions (2/2) Number Port Name Pin Name of Pins Port J PJ0 1 PJ1 1 PJ2 1 PJ3 1 PJ4 1 PJ5 1 PJ6 1 PJ7 1 Port K PK0 1 PK1 1 PK2 1 PK3 1 ...
Page 119
Table 3.8.2 I/O Port and Specifications (1/5) Port Pin name Port 1 P10 toP17 Input port Output port D8 to D15 bus Port 4 P40 to P47 Output port Output Port 5 P50 to P57 Output port ...
Page 120
Table3.8.2 I I/O Port and Specifications (2/5) Port Pin name Port 9 P90, P92 Input port P91 Input port, RXD0 Input P96 Input port P97 Input port P90 to P92 Output port P90 TXD0 Output TXD0 Output (Open-drain) TXD1 Output ...
Page 121
Table3.8.2 I/O Port and Specifications (3/5) Port Pin name Port G PG0 to PG5 Input port AN0 to AN5 Input ADTRG Input PG3 PG2 MX Output PG3 MY Output Port J PJ5 to PJ6 Input port PJ5 to PJ6 Output ...
Page 122
Table 3.8.2 I/O Port and Specifications (4/5) Port Pin name Port P PP3 to PP5 Input port Output port PP6 Output port PP3 INT5 input TA7OUT Output TXD0 Output TXD0 Output (Open-drain) TXD1 Output TXD1 Output (Open-drain) PP6 INT6 Input ...
Page 123
Table 3.8.2 I/O Port and Specifications (5/5) Port Pin name Port X PX5 Input port PX4 Output port PX5 Output port PX4 CLKOUT Output LDIV Output PX5 X1USB Input X1D4 Output (Output clock = × 1/8) X1D4 Output (Output clock ...
Page 124
Port 1 (P10 to P17) Port1 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P1CR and function register P1FC. In addition to functioning as a general-purpose I/O port, ...
Page 125
P1 bit Symbol P17 (0004H) Read/Write System Reset State Hot Reset State 7 P1CR bit Symbol P17C P16C (0006H) Read/Write System 0 Reset State Hot Reset − State Function 7 P1FC bit Symbol (0007H) Read/Write System Reset State (Note2) ...
Page 126
Port 4 (P40 to P47) Port4 is an 8-bit general-purpose Output ports. In addition to functioning as a general-purpose Output port, port4 can also function as an address bus (A0 to A7). Each bit can be set individually for ...
Page 127
P4 bit Symbol P47 (0010H) Read/Write System 0 Reset State Hot Reset − State 7 P4FC bit Symbol P47F (0013H) Read/Write System Reset State 0/1 (Note2) Hot Reset − State Function 7 P4DR bit Symbol P47D (0084H) Read/Write System ...
Page 128
Port 5 (P50 to P57) Port5 is an 8-bit general-purpose Output ports. In addition to functioning as a general-purpose I/O port, port5 can also function as an address bus (A8 to A15). Each bit can be set individually for ...
Page 129
P5 bit Symbol P57 (0014H) Read/Write System 0 Reset State Hot Reset − State 7 P5FC bit Symbol P57F (0017H) Read/Write System Reset State 0/1 (Note2) Hot Reset − State Function 7 P5DR bit Symbol P57D (0085H) Read/Write System ...
Page 130
Port 6 (P60 to P67) Port6 is an 8-bit general-purpose I/O ports. Bits can be individually set as either inputs or outputs and function by control register P6CR and function register P6FC. In addition to functioning as a general-purpose ...
Page 131
P6 bit Symbol P67 (0018H) Read/Write System Reset State Hot Reset State 7 P6CR bit Symbol P67C (001AH) Read/Write System 0 Reset State Hot Reset − State Function 7 P6FC bit Symbol P67F (001BH) Read/Write System Reset State 0/1 ...
Page 132
Port 7 (P70 to P76) Port7 is a 7-bit general-purpose I/O port (P70 is used for output only). Bits can be individually set as either inputs or outputs by control register P7CR and function register P7FC. In addition to ...
Page 133
P7CR register P7FC register P7 register EA24, EA25 Read data P7CR register P7FC register P7 register R/W Port read data NDR/ B P7CR register P7FC register P7 register Port read data WAIT Selector Selector ...
Page 134
P7 bit Symbol (001CH) Read/Write Data from external port System (Output latch register is Reset State Hot Reset State 7 P7CR bit Symbol (001EH) Read/Write System Reset State Hot Reset State Function 7 P7FC bit Symbol (001FH) Read/Write System ...
Page 135
Port 8 (P80 to P83, P86, P87) Port 8 is 6-bit output ports. Resetting sets the output latch of P82 to “0” and the output latches of P80 to P81, P83, P86 and P87 to “1”. But if it ...
Page 136
P8 bit Symbol P87 (0020H) Read/Write R/W System 1 Reset State Hot Reset − State 7 P8FC bit Symbol P87F (0023H) Read/Write W System 0 Reset State Hot Reset − State 0: Port 0: Port Function 1: <P87F2> 1: ...
Page 137
Port 9 (P90 to P92, P96, P97) P90 to P92 are 3-bit general-purpose I/O port. I/O can be set on a bit basis using the control register. Each bit can be set individually for input or output. Resetting sets ...
Page 138
Reset Direction control (on bit basis) P9CRwrite Function control (on bit basis) P9FCwrite S A Output latch Selector P9 write B A SCLK0 Selector output SCLK1 B S output P9FC2<P95F2> Selector P9 read SCLK0 input CTS Reset Function control TSICR0<PXEN> ...
Page 139
P9 bit Symbol P97 (0024H) Read/Write R System Data from external Reset State port Hot Reset − State 7 P9CR bit Symbol (0026H) Read/Write System Reset State Hot Reset State Function 7 P9FC bit Symbol (0027H) Read/Write System Reset ...
Page 140
P9DR bit Symbol P97D (0089H) Read/Write R/W System 1 Reset State Hot Reset − State Function P92 setting <P92C> <P92F> Input port, , CTS 0 CTS 1 0 Output port /SCLK0,SCLK1 Input SCLK0,SCLK1 1 Don’t setting Output ...
Page 141
Port A (PA0 to PA7) Ports are 8-bit general-purpose input ports with pull-up resistor. In addition to functioning as general-purpose I/O ports, ports can also Keyboard interface, operate a Key-on wake-up ...
Page 142
PA bit Symbol PA7 (0028H) Read/Write System Reset State Hot Reset State 7 PAFC bit Symbol PA7F (002BH) Read/Write System 0 Reset State Hot Reset − State Function 7 PADR bit Symbol PA7D (008AH) Read/Write System 1 Reset State ...
Page 143
Port C (PC0 to PC7) PC0 to PC7 are 8-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets Port input port. It also sets all bits of the output ...
Page 144
PC1 (INT1, TA0IN), PC3 (INT3, TA2IN) Reset Direction control PCCR write Function control PCFCwrite S Output latch PCwrite Selector PC read INT1 INT3 TA0IN TA2IN Figure 3.8.21 Port C1,C3 92CF29A-142 Level/edge selection and Rising/Falling selection IIMC<I1LE, ...
Page 145
PC4 (EA26, SPDI) Reset Direction control (on bit basis) PCCR write Function control (on bit basis) PCFC write S A Output latch EA26 B PC write PC read SPDI input Figure 3.8.22 Port C4 (4) PC5 (EA27), PC6 (EA28) ...
Page 146
PC7 (KO8) Reset Direction control PCCR write Function control PCFC write S Output latch PC write PC read Figure 3.8.24 Port C7 92CF29A-144 PC7(KO8) Open-drain enable S B Selector A TMP92CF29A 2009-06-11 ...
Page 147
Symbol PC PC7 Read/Write (0030H) System Reset State Hot Reset State 7 bit Symbol PCCR PC7C Read/Write (0032H) System 0 Reset State Hot Reset − State Function 7 bit Symbol PCFC PC7F Read/Write (0033H) System 0 Reset State ...
Page 148
PCDR bit Symbol PC7D (008CH) Read/Write System 1 Reset State Hot Reset − State Function PC2 setting <PC2C> <PC2F> Input port Output port 0 INT2 Don’t setting 1 PC5 setting <PC5C> <PC5F> Input port Output ...
Page 149
Port F (PF0 to PF2, PF7) Ports are 3-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets PF0 to PF2 to be input ports. It also sets all bits ...
Page 150
Reset Direction control (on bit basis) PFCR write Function control (on bit basis) PFFC write S Output latch PF write I2S0CKO output I2S0DO output I2S0WS output PF read Figure 3.8.26 Port F0, F1, F2 (2) Port F7 (SDCLK) Port F7 ...
Page 151
Symbol PF PF7 Read/Write (003CH) R/W System 1 Reset State Hot Reset − State 7 PFCR bit Symbol (003EH) Read/Write System Reset State Hot Reset State Function 7 PFFC bit Symbol PF7F (003FH) Read/Write W System 1 Reset ...
Page 152
Port G (PG0 to PG5) PG0 to PG5 are 6-bit input ports and can also be used as the analog input pins for the internal AD converter. PG3 can also be used as the ADTRG pin for the AD ...
Page 153
PG Bit Symbol (0040H) Read/Write System Reset State Hot Reset State Note: The input channel selection of the AD converter and the permission of for ADTRG input are set by AD converter mode register ADMOD1. 7 PGFC Bit Symbol ...
Page 154
Port J (PJ0 to PJ7) PJ0 to PJ4 and PJ7 are 6-bit output port. Resetting sets the output latch PJ to “1”, and they output “1”. PJ5 to PJ6 are 2-bit input/output port. In addition to functioning as a ...
Page 155
Reset Direction control PJCR write Function control PJFC write Output latch Selector B PJ write NDALE, NDCLE output S B Selector PJ read A Figure 3.8.32 Port J5,J6 92CF29A-153 TMP92CF29A PJ5 (NDALE) PJ6 (NDCLE) 2009-06-11 ...
Page 156
PJ bit Symbol PJ7 (004CH) Read/Write System Data from external port Reset State 1 (Output latch register is Hot Reset − State 7 PJCR bit Symbol (004EH) Read/Write System Reset State Hot Reset State Function 7 bit Symbol PJFC ...
Page 157
Port K (PK0 to PK7) PK0 to PK7 are 8-bit output ports. Resetting sets the output latch PK to “0”, and PK0 to PK7 pins output “0”. In addition to functioning as an output port function, port K also ...
Page 158
PK bit Symbol PK7 (0050H) Read/Write System 0 Reset State Hot Reset − State 7 PKFC bit Symbol PK7F (0053H) Read/Write System 0 Reset State Hot Reset − State Function 0:Port 0:Port 1:LGOE2 1:LGOE1 7 PKDR bit Symbol PK7D ...
Page 159
Port L (PL0 to PL7) PL0 to PL7 are 8-bit output ports. Resetting sets the output latch PL to “0”, and PL0 to PL7 pins output “0”. In addition to functioning as a general-purpose output port, port L can ...
Page 160
PL bit Symbol PL7 (0054H) Read/Write System 0 Reset State Hot Reset − State 7 PLCR bit Symbol PL7C PL6C (0056H) Read/Write System 0 Reset State Hot Reset − State Function 7 PLFC bit Symbol PL7F PL6F (0057H) Read/Write ...
Page 161
Port M (PM1, PM2, PM7) PM1, PM2 and PM7 are 3-bit output ports. Resetting sets the output latch PM to “1”, and PM1, PM2 and PM7 pins output “1”. In addition to functioning as an output ports, port M ...
Page 162
Reset Function control (on bit basis) PMFC write S S Output latch A Selector B PM write PM read A S MLDALM Selector B ALARM Figure 3.8.39 Port M2 Reset Function control (on bit basis) PMFC write S Output latch ...
Page 163
PM bit Symbol PM7 (0058H) Read/Write R/W System 1 Reset State Hot Reset − State 7 bit Symbol PMFC PM7F Read/Write (005BH) W System 0 Reset State Hot Reset − State Function 0: Port 1: PWE 7 PMDR bit ...
Page 164
Port N (PN0 to PN7) PN0 to PN7 are 8-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets Port input port. In addition to functioning as a general-purpose I/O ...
Page 165
PN bit Symbol PN7 (005CH) Read/Write System Reset State Hot Reset State 7 PNCR bit Symbol PN7C (005EH) Read/Write System 0 Reset State Hot Reset − State Function 7 PNFC bit Symbol PN7F (005FH) Read/Write System 0 Reset State ...
Page 166
Port P (PP3 to PP7) Ports are 3-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets port input port and output latch to “0”. In ...
Page 167
Reset Direction control (on bit basis) PPCR write Function control (on bit basis) PPFC write R Output latch PP write PP read INT6 (from TMRB0) INT6 TB0IN0 (to P91) PP4RXD0 RXD1 input Figure 3.8.45 Port P4 92CF29A-165 S B Selector ...
Page 168
Reset Direction control (on bit basis) PPCR write Function control (on bit basis) PPFC write R Output latch PP write PP read IINT7 (from TMRB1) INT7 TB1IN0 <PP3F2> <PP6F2> SCLK1 A Selector Selector B SCLK0 B S ...
Page 169
Reset Function control (on bit basis) PPFC write Output latch Selector PP write B TB0OUT0 output Figure 3.8.47 Port P6 92CF29A-167 TMP92CF29A PP6 (TB0OUT0) 2009-06-11 ...
Page 170
PP bit Symbol (0060H) Read/Write System Reset State Hot Reset State 7 PPCR bit Symbol (0062H) Read/Write System Reset State Hot Reset State Function 7 PPFC bit Symbol (0063H) Read/Write System Reset State Hot Reset State Function 0:Port 1:TB0OUT0 ...
Page 171
PPFC2 bit Symbol (0061H) Read/Write System Reset State Hot Reset State Function PP5 SCLK output 0: SCLK1 1: SCLK0 SIO1 SCLK, CTS input 0: PP5 1: P92 PP3 setting (<PP1F2> <PP3C> <PP3F> 0 Input port ...
Page 172
Port R (R0 to R3) Ports are 4-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets port input port and output latch to “0”. In ...
Page 173
Reset Direction control (on bit basis) PRCR write Function control (on bit basis) PRFC write Output latch Selector B PR write SPDO, SPCS , S SPCLK Selector PR read Figure 3.8.50 Port 92CF29A-171 PR1 ...
Page 174
PR bit Symbol (0064H) Read/Write System Reset State Hot Reset State 7 PRCR bit Symbol (0066H) Read/Write System Reset State Hot Reset State Function 7 PRFC bit Symbol (0067H) Read/Write System Reset State Hot Reset State Function 7 PRDR ...
Page 175
Port T (PT0 to PT7) Ports are 8-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets ports input port and output latch to “0”. In ...
Page 176
PT bit Symbol PT7 (00A0H) Read/Write System Reset State Hot Reset State 7 PTCR bit Symbol PT7C PT6C (00A2H) Read/Write System 0 Reset State Hot Reset − State Function 7 bit Symbol PTFC PT7F Read/Write (00A3H) System 0 Reset ...
Page 177
Port V (PV6, PV7) Ports V6 and V7 are 2-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets port V6 and V7 to input port and output latch to “0”. In addition ...
Page 178
PV bit Symbol PV7 (00A8H) Read/Write R/W Data from external port System (Output latch register is Reset State cleared to “0”) Hot Reset − State 7 PVCR bit Symbol PV7C (00AAH) Read/Write System 0 Reset State Hot Reset − ...
Page 179
Port X (PX4, PX5) Port X5 is 1-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets ports X5 to input port and output latch to “0”. In addition to functioning as general-purpose ...
Page 180
Reset Direction control (on bit basis) PXCR write Function control (on bit basis) PXFC write Function control 2 (on bit basis) PXFC2 write R Output latch PX write S X1pin ×1/8 S Selector X1D4 output X1 pin ×1/4 B Selector ...
Page 181
PX bit Symbol (00B0H) Read/Write System Reset State Hot Reset State 7 PXCR bit Symbol (00B2H) Read/Write System Reset State Hot Reset State Function 7 PXFC bit Symbol (00B3H) Read/Write System Reset State Hot Reset State Function 7 PXFC2 ...
Page 182
PXDR bit Symbol (009FH) Read/Write System Reset State Hot Reset State Function Note 1: A read-modify-write operation cannot be performed for the registers PXCR, PXFC and PXFC2. Note 2: When PXFC<PX4F> = “1”, Function is changed by PX<PX4> setting. ...
Page 183
Memory Controller (MEMC) 3.9.1 Functional Overview The TMP92CF29A has a memory controller with the following features to control four programmable address spaces: (1) Four programmable address spaces The MEMC can specify a start address and a block size for ...
Page 184
Control Registers and Memory Access Operations After Reset This section describes the registers to control the memory controller, their reset states and the necessary settings after reset. (1) Control Registers The control registers of the memory controller are listed ...
Page 185
B0CSL Bit Symbol B0WW3 B0WW2 (0140H) Read/Write Reset State 0 B0CSH Bit Symbol B0E (0141H) Read/Write R/W Reset State 0 MAMR0 Bit Symbol M0V20 (0142H) Read/Write Reset State 1 MSAR0 Bit Symbol M0S23 (0143H) Read/Write Reset State 1 B1CSL ...
Page 186
BEXCSL Bit Symbol BEXWW3 (0158H) Read/Write Reset State 0 BEXCSH Bit Symbol (0159H) Read/Write Reset State PMEMCR Bit Symbol (0166H) Read/Write Reset State CSTMGCR Bit Symbol (0168H) Read/Write Reset State WRTMGCR Bit Symbol (0169H) Read/Write Reset State RDTMGCR0 Bit ...
Page 187
Memory Access Operations After Reset After reset, external memory is accessed using the initial data bus width that is determined by the AM1 and AM0 pins. The settings of the AM1 and AM0 pins and their corresponding operation modes ...
Page 188
Basic Functions and Register Settings This section describes some of the memory controller functions, such as setting the address range for each address space, associating memory to the selected space and setting the number of wait states to be ...
Page 189
Memory Address Mask Registers Figure 3.9.3 shows the Memory Address Mask registers. MAMR0 to MAMR3 are used to determine the sizes of the CS0 to CS3 spaces by setting particular bits in MAMR0 to MAMR3 to mask the corresponding ...
Page 190
Setting the start addresses and address ranges An example of specifying a 64-Kbyte address space starting from 010000H for the CS0 space: Set 01H in the MSAR0<S23:S16> bits that corresponds to the upper 8 bits of the start address. ...
Page 191
Table 3.9.3 Valid Block Sizes for Each CS Space Size (Byte) 256 512 space ○ ○ ○ CS0 ○ ○ CS1 ○ CS2 ○ CS3 Note: The “ Δ ” symbol indicates the sizes that may not ...
Page 192
Memory specification Setting the BnCSH<BnOM1:BnOM0> bits specifies the memory type that is associated with each address spaces. The interface signal that corresponds to the specified memory type is generated. The memory type is specified as follows: BnCSH<BnOM1:0> BnOM1 BnOM0 ...
Page 193
Operand Start Operand Data Size (bit) Address ...
Page 194
Wait control The external bus cycle completes in two states at minimum ( without inserting a wait state. Setting up the BnCSL<BnWW3:BnWW0> bits specifies the number of wait states to be inserted in a write cycle, ...
Page 195
Recovery cycle (data hold time) control For some memory, the data hold time after when the read cycle is defined by the AC specification. This may lead to data conflicts. Thus, to avoid this problem, a single dummy cycle ...
Page 196
Timing adjustment function for control signals This function allows for the timing adjustment of the rising and falling edges of the , , , CSn CSZx CSXx W RD time requirements of memories. As for the ...
Page 197
RDTMGCR0/1<BnTCRS1:BnTCRS0> TCRS:The delay from CSn to RD,SRxxB. T1 SDCLK (80MHz) A23 to A0 CSn TAC SRxxB Read cycle D15 to D0 WRxx Write SRWR cycle SRxxB D15 to D0 Note1: Wait states (TWs) ...
Page 198
Basic bus timing (a) External bus read/write cycle (0 wait state) T1 SDCLK (80 MHz) CSn A23 SRxxB D15 SRWR SRxxB WRxx D15 to D0 Note: Above diagram shows case of 16-bit ...
Page 199
External bus read cycle External bus write cycle (1 wait state + TAC: 1×1/f T1 SDCLK (80 MHz) CSn TAC A23 SRxxB D15 to D0 SRWR , SRxxB WRxx D15 to D0 (d) External bus read/write ...
Page 200
External bus read/write cycle (4 wait states + T1 SDCLK (80 MHz) CSn A23 SRxxB D15 to D0 SRWR , SRxxB WRxx D15 to D0 WAIT Note: Above diagram shows case of 16-bit bus access. (f) ...